From: Hou Zhiqiang
Up to now, there are 3 kind of SoCs under Layerscape Chassis 2,
like LS1043A, LS1046A and LS1012A. But the clocks tree has a
lot of differences, for instance, the IP modules have different
dividers to derive its clock from Platform PLL. And the core
cluster PLL and platform PLL
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Monday, December 26, 2016 8:59 PM
> To: Peng Fan
> Cc: Stefano Babic ; U-Boot-Denx
> Subject: Re: [U-Boot] [PATCH 14/18] serial: Add support for i.MX7ULP
>
> On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wrote:
From: Tang Yuantian
Signed-off-by: Tang Yuantian
---
configs/ls1046aqds_defconfig | 6 ++
configs/ls1046aqds_lpuart_defconfig | 6 ++
configs/ls1046aqds_nand_defconfig| 6 ++
configs/ls1046aqds_qspi_defconfig| 6 ++
configs/ls1046aqds_sdcard_ifc_
From: Tang Yuantian
The LS1046AQDS processor has three integrated USB 3.0 controllers
(USB1, USB2, and USB3) that allow direct connection to the USB
ports with appropriate protection circuitry and power supplies.
USB1 and USB2 ports are powered by a NX5P2190UK device, which
supplies 5v power at u
From: Tang Yuantian
Enables driver model flag CONFIG_DM_USB for LS1012A platform
in defconfigs.
Signed-off-by: Tang Yuantian
---
configs/ls1012afrdm_qspi_defconfig | 1 +
configs/ls1012aqds_qspi_defconfig | 1 +
configs/ls1012ardb_qspi_defconfig | 1 +
3 files changed, 3 insertions(+)
diff
Hi Stefan,
With this patch, the image create by genext2fs can be mount in
U-Boot, thanks.
On 12/27/2016 09:35 AM, Stefan Brüns wrote:
genext2fs creates revision level 0 filesystems, which are not readable
by u-boot due to the initialized group descriptor size field.
f798b1dda1c5de818b8061
From: Tang Yuantian
The LS1012A processor has two integrated USB controllers.
One is USB2.0 controller, the other is USB3.0 controller that
allow direct connection to the USB ports with appropriate
protection circuitry and power supplies.
Signed-off-by: Tang Yuantian
---
arch/arm/dts/fsl-ls101
From: Tang Yuantian
The LS1046A processor has three integrated USB 3.0 controllers
(USB1, USB2, and USB3) that allow direct connection to the USB
ports with appropriate protection circuitry and power supplies.
USB1 and USB2 ports are powered by a NX5P2190UK device, which
supplies 5v power at up t
Hi Kever,
can you test the ext4 patch I just posted?
Kind regards,
Stefan
--
Stefan Brüns / Bergstraße 21 / 52062 Aachen
home: +49 241 53809034 mobile: +49 151 50412019
work: +49 2405 49936-424
___
U-Boot mailing list
U-Boot@lists.denx.de
htt
genext2fs creates revision level 0 filesystems, which are not readable
by u-boot due to the initialized group descriptor size field.
f798b1dda1c5de818b806189e523d1b75db7e72d
Reported-by: Kever Yang
Reported-by: frostyby...@protonmail.com
Signed-off-by: Stefan Brüns
---
fs/ext4/ext4_common.c | 1
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Tuesday, December 27, 2016 9:11 AM
> To: Peng Fan
> Cc: Stefano Babic ; U-Boot-Denx
> Subject: Re: [U-Boot] [PATCH 17/18] imx: imx7ulp: add EVK board support
>
> On Mon, Dec 26, 2016 at 11:07 PM, Peng Fan w
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Tuesday, December 27, 2016 9:05 AM
> To: sba...@denx.de
> Cc: Peng Fan ; u-boot@lists.denx.de; Fabio Estevam
>
> Subject: [PATCH] mx6qsabreauto: Fix the EIM clock for the mx6qp variant
>
> From: Fabio Estevam
On Mon, Dec 26, 2016 at 11:07 PM, Peng Fan wrote:
>> What does "POR-6" mean?
>
> POR means power on reset, 6 is the value of register system reset status.
Please remove the '6' as it is confusing and we do not print such
information on other i.MX SoCs.
>> > +static int mx7ulp_board_rev(void)
>>
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Monday, December 26, 2016 8:03 PM
> To: Peng Fan
> Cc: Stefano Babic ; U-Boot-Denx
> Subject: Re: [U-Boot] [PATCH 11/18] wdog: Add the watchdog driver for
> MX7ULP.
>
> On Mon, Dec 26, 2016 at 5:00 AM, Peng
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Monday, December 26, 2016 8:11 PM
> To: Peng Fan
> Cc: Stefano Babic ; U-Boot-Denx
> Subject: Re: [U-Boot] [PATCH 17/18] imx: imx7ulp: add EVK board support
>
> On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wro
From: Fabio Estevam
On the MX6Q the aclk_eim_slow_podf field is '1' after POR, while on the
MX6DQP it is '3'.
This makes the EIM clock to be only 66MHz on the mx6qp variant, instead of
132 MHz.
Instead of relying on the POR values for the CSMR1 register, make sure to
manually configure the clk_
> -Original Message-
> From: Fabio Estevam [mailto:feste...@gmail.com]
> Sent: Monday, December 26, 2016 9:15 PM
> To: Peng Fan
> Cc: Stefano Babic ; U-Boot-Denx
> Subject: Re: [U-Boot] [PATCH 18/18] imx: mx7ulp_evk: enable mmc/regulator
> support
>
> On Mon, Dec 26, 2016 at 5:00 AM, P
This patch provides u-boot support for Liebherr (LWN) mccmon6 board.
Signed-off-by: Lukasz Majewski
---
This patch depends on:
"SPL: NOR: Add CONFIG_SPL_NOR_COPY_ENTIRE_IMAGE define to enable whole image
copy from NOR"
http://patchwork.ozlabs.org/patch/700240/
Changes for v2:
- Provide space af
This patch provides u-boot support for Liebherr (LWN) mccmon6 board.
Signed-off-by: Lukasz Majewski
---
This patch depends on:
"SPL: NOR: Add CONFIG_SPL_NOR_COPY_ENTIRE_IMAGE define to enable whole image
copy from NOR"
http://patchwork.ozlabs.org/patch/700240/
---
arch/arm/cpu/armv7/mx6/Kconf
On Fri, Dec 16, 2016 at 03:23:30PM +1030, Joel Stanley wrote:
> Since Binutils 1a9ccd70f9a7[1] u-boot will not link targets that set
> CONFIG_SYS_TEXT_BASE=0 with the following error:
>
> LD u-boot
> arm-linux-gnueabi-ld.bfd: u-boot: Not enough room for program headers, try
> linking with
The current code can loop undefinitly as it doesn't parse
correctly the env data.
Since the env is an hashtable, use the hashtable function for
the API_ENV_ENUM api call.
Signed-off-by: Emmanuel Vadot
---
Changes in v2:
* Explain why the change is needed.
api/api.c | 60 +++
Hi Marek,
> On 11/29/2016 07:18 PM, Tom Rini wrote:
> > On Tue, Nov 29, 2016 at 11:50:34AM +0100, Marek Vasut wrote:
> >> On 11/29/2016 10:11 AM, Lukasz Majewski wrote:
> >>> Hi Marek,
> >>>
> On 11/28/2016 10:09 PM, Lukasz Majewski wrote:
> > This define gives the possibility to copy ent
This patch copies from arm u-boot-spl.lds some asserts that check that the
size of the SPL image and BSS doesn't violate their max size.
Signed-off-by: Oded Gabbay
Cc: Albert Aribaud
---
arch/arm/cpu/armv8/u-boot-spl.lds | 19 +++
1 file changed, 19 insertions(+)
diff --git a/a
This patch adds a missing __bss_size symbol to the default armv8
u-boot-spl.lds file.
Makefile.spl relies on __bss_size to be present when it creates the SPL
image. It uses that symbol to create a pad file that will be used to place
the dtb after the bss section.
In ARMv8 default u-boot-spl.lds, __
From: Ye Li
Add the iomux pins header file from iomux tool team. Change the IOMUXC0 pins
to add IOMUX_CONFIG_MPORTS flags.
Note: The IOMUXC0 offset provided in this file is from 0xD000, this is not
aligned with IOMUXC0 base address. We have adjusted the IOMUXC0 base address
to aligin with it.
S
Add the imx_rgpio2p driver for Rapid GPIO2P controllers on i.MX7ULP.
Have added all ports on RGPIO2P_0 and RGPIO2P_1.
The configurations CONFIG_IMX_RGPIO2P and CONFIG_DM_GPIO must be set
to y to enable the drivers.
To use the GPIO function, the IBE and OBE needs to set in IOMUXC.
We did not set t
On Thu, Dec 15, 2016 at 07:38:03AM +0100, Sean Nyekjaer wrote:
> Signed-off-by: Sean Nyekjaer
> ---
> - I have just noticed that the RTC driver for this device have been merged,
> should the watchdog part be included in the rtc driver or standalone?
> - The hw_watchdog_reset is called far too of
i.MX7ULP is a new series SoC which has different architecture
from previous i.MX platforms. Create a new cpu folder for it,
and add it to Kconfig.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc: Stefano Babic
---
arch/arm/Kconfig | 7 +++
arch/arm/cpu/armv7/Makefile
On Sat, Dec 24, 2016 at 12:33:56AM +0100, Jagan Teki wrote:
> Hi Tom,
>
> Please pull this fix.
>
> thanks!
> Jagan.
>
> The following changes since commit 4cf5c5f1e60e6541630ae829b5fa2db704c268f0:
>
> Prepare v2017.01-rc2 (2016-12-19 16:08:57 -0500)
>
> are available in the git repository
On Mon, Dec 26, 2016 at 01:42:43PM +0800, Bin Meng wrote:
> Hi Tom,
>
> The following changes since commit a5b24110cad65c73d6bcf6ecada07d926975ed54:
>
> Merge branch 'master' of git://git.denx.de/u-boot-sunxi (2016-12-23
> 18:41:56 -0500)
>
> are available in the git repository at:
>
> git
On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wrote:
> +#define CONFIG_SYS_FSL_USDHC_NUM1
> +
> +#define CONFIG_SYS_FSL_ESDHC_ADDR 0
> +#define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC1 */
> +#define CONFIG_SYS_MMC_ENV_PART 0 /* user area */
> +#define CONFIG_MMCROOT
On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wrote:
> Add lpuart driver to support i.MX7ULP.
Couldn't you just use the existing drivers/serial/serial_lpuart.c
driver instead?
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinf
Add a clock framework to support SCG1/PCC2/PCC3 for A7 to support get/set
clock source, divider, clock rate and parent source.
Users need to include pcc.h to use the APIs to for peripherals clock. Each
peripheral clock is defined in enum pcc_clk type.
SCG relevants APIs are defined in scg.h which
Add lpuart driver to support i.MX7ULP.
Need to enable CONFIG_IMX_LPUART for the using.
Also add the lpuart_fsl register structure and registers bits definitions
in registers header file.
Signed-off-by: Peng Fan
Cc: Stefano Babic
---
arch/arm/include/asm/arch-mx7ulp/imx-regs.h | 41 +
driv
Hi Tom/Stefano,
On Thu, Dec 15, 2016 at 8:10 PM, Fabio Estevam wrote:
> From: Fabio Estevam
>
> 'fdtfile' is the preferred name for the variable that contains the
> device tree blob according to the README file.
>
> It also makes it consistent with other i.MX boards that use config_distro,
> so
On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wrote:
> Add EVK board support.
> Add the evk dts file.
>
> LOG:
> U-Boot 2017.01-rc2-00050-gdc633d6 (Dec 26 2016 - 10:34:05 +0800)
>
> CPU: Freescale i.MX7ULP rev1.0 at 500 MHz
> Reset cause: POR-6
What does "POR-6" mean?
> Boot mode: Dual boot
> Mode
On Mon, Dec 26, 2016 at 5:00 AM, Peng Fan wrote:
> --- /dev/null
> +++ b/drivers/watchdog/ulp_wdog.c
> @@ -0,0 +1,92 @@
Missing license label text here.
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
Hi Tom,
2016-12-20 15:17 GMT+09:00 Masahiro Yamada :
> Hi Tom.
>
>
> 2016-12-07 22:10 GMT+09:00 Masahiro Yamada :
>>
>> I wrote a new SDHCI driver for my new SoCs, but before posting it,
>> I just want to make a clean base for my driver entry.
>>
>> Of course, I could enable some needed options i
Add lpi2c driver for i.MX7ULP.
Need to enable the two options to use this driver:
CONFIG_DM_I2C=y
CONFIG_SYS_LPI2C_IMX=y
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Heiko Schocher
---
arch/arm/include/asm/arch-mx7ulp/imx_lpi2c.h | 520 +++
drivers/i2c/Kconfig
Add imx-regs.h for i.MX7ULP registers addresses definitions and some
registers structures.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc: Stefano Babic
---
arch/arm/include/asm/arch-mx7ulp/imx-regs.h | 1125 +++
1 file changed, 1125 insertions(+)
create mode 100644 a
This driver implements the HW WATCHDOG functions. Which needs
to set CONFIG_HW_WATCHDOG to use them. This is disabled by default for
mx7ulp.
Use watchdog for reset cpu. Implement this in the driver.
Need to define CONFIG_ULP_WATCHDOG to build it.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc:
This patchset is to add i.MX7 ULP support default enabling OF_CONTROL.
i.MX7ULP has different architecture with i.MX7D/S, so not reuse
the code in imx-common. Also there are some new IPs, such lpi2c/lpuart/
rapid gpio2p and etc.
Peng Fan (15):
imx: mx7ulp: Add mx7ulp to Kconfig
imx: mx7ulp: a
Implement soc level functions to get cpu rev, reset cause, enable cache,
etc. We will disable the wdog and init clocks in s_init at very early u-boot
phase.
Since the we are seeking the way to get chip id for mx7ulp, the get_cpu_rev
is hard coded to a fixed value. This may change in future.
Signe
Add i.MX7ULP dtsi file.
Add clock and pinfun header files.
Signed-off-by: Peng Fan
Cc: Stefano Babic
---
arch/arm/dts/imx7ulp-pinfunc.h| 882 ++
arch/arm/dts/imx7ulp.dtsi | 598
include/dt-bindings/clock/imx7ulp-clock.
From: Ye Li
Update the mxc_ocotp driver to support i.MX7ULP. The read/write sequence
has some changes due to PDN and OUT_STATUS registers added and TIME register is
removed. Also update the bank size and number.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc: Stefano Babic
---
drivers/misc/
Add compatible property for i.MX7ULP.
Add a weak init_usdhc_clk function, i.MX7ULP use this to init the clock.
Signed-off-by: Peng Fan
Cc: Stefano Babic
Cc: Jaehoon Chung
---
drivers/mmc/fsl_esdhc.c | 8
1 file changed, 8 insertions(+)
diff --git a/drivers/mmc/fsl_esdhc.c b/drivers/m
Add i.MX7ULP pinctrl driver.
Select CONFIG_PINCTRL_IMX7ULP to use this driver.
Signed-off-by: Peng Fan
Cc: Simon Glass
Cc: Stefano Babic
---
drivers/pinctrl/nxp/Kconfig | 14
drivers/pinctrl/nxp/Makefile | 1 +
drivers/pinctrl/nxp/pinctrl-imx.c | 10 +--
Add handle the lpuarts in get_lpuart_clk.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc: Stefano Babic
---
arch/arm/cpu/armv7/mx7ulp/clock.c | 34 +++---
1 file changed, 31 insertions(+), 3 deletions(-)
diff --git a/arch/arm/cpu/armv7/mx7ulp/clock.c
b/arch/arm/c
Add a new driver under ULP directory to support its IOMUXC
controllers. The ULP has two IOMUXC, the IOMUXC0 is used
for M4 domain, while IOMUXC1 is for A7. We set IOMUXC1 as
the default IOMUX in this driver. Any pins in IOMUXC0 needs
to configure with IOMUX_CONFIG_MPORTS in its mux_mode field.
Sig
On 12/21/2016 02:18 PM, Michal Simek wrote:
> Move symbol to Kconfig to cleanup configuration file.
>
> Signed-off-by: Michal Simek
Applied to u-boot-usb/master, thanks.
--
Best regards,
Marek Vasut
___
U-Boot mailing list
U-Boot@lists.denx.de
http:/
On 12/26/2016 06:24 AM, Simon Glass wrote:
> On 22 December 2016 at 22:06, Peng Fan wrote:
>> Implement ofdata_to_platdata to set the type to host or device.
>> - Check "dr-mode" property.
>> - If there is no "dr-mode", check phy_ctrl for i.MX6
>>and phy_status for i.MX7
>>
>> Signed-off-by:
On Mon, Dec 26, 2016 at 6:23 PM, Simon Glass wrote:
> Hi Chris,
>
> On 20 December 2016 at 11:01, Chris Packham wrote:
>> Previously values greater than 255 were implicitly truncated. Add some
>> stricter checking to reject addresses with components >255.
>>
>> With the input "1234192.168.1.1" th
From: Ye Li
Implement the i2c clock enable and get function for mx7ulp. These
functions are required by imx_lpi2c driver.
Signed-off-by: Peng Fan
Signed-off-by: Ye Li
Cc: Stefano Babic
---
arch/arm/cpu/armv7/mx7ulp/clock.c| 40
arch/arm/include/asm/ar
Hi Stefan, Tom,
I'm using genext2fs command in Linux to generate my boot image for
kernel and its dtb, my command is like this:
$ genext2fs -b 32768 -B $((32*1024*1024/32768)) -d boot/ -i 8192 -U
boot.img
In the latest version of U-Boot, the image from above command is
not able
to
Enable MMC support.
The fsl sdhc driver needs regulator to enable power, so enable
regulator support.
Signed-off-by: Peng Fan
Cc: Stefano Babic
---
configs/mx7ulp_evk_defconfig | 8
include/configs/mx7ulp_evk.h | 17 -
2 files changed, 24 insertions(+), 1 deletion(-)
Add EVK board support.
Add the evk dts file.
LOG:
U-Boot 2017.01-rc2-00050-gdc633d6 (Dec 26 2016 - 10:34:05 +0800)
CPU: Freescale i.MX7ULP rev1.0 at 500 MHz
Reset cause: POR-6
Boot mode: Dual boot
Model: NXP i.MX7ULP EVK
Board: i.MX7ULP EVK board
DRAM: 1 GiB
Using default environment
In:s
56 matches
Mail list logo