On Thursday 27 July 2017 08:15 AM, Lokesh Vutla wrote:
> + Vignesh
>
> On 7/26/2017 10:41 PM, Tom Rini wrote:
>> The intention of having aaa_evm_xxx_defconfig variants is to allow
>> building for useful but non-default cases that cannot be easily done
>> with the standard aaa_evm_defconfig file.
Concatenation of u-boot-spl.bin and u-boot.img for NXP layerscape
platform SoC: LS1088A/LS2080A and their variants
This patch also depricates UBOOT_BINLOAD in favour of SPL_PAYLOAD
Signed-off-by: Ashish Kumar
---
v2:
This is v2 version of https://patchwork.ozlabs.org/patch/755904/
Also deprica
Use DIV_ROUND_UP instead RATE_TO_DIV for all Rockchip SoC
clock driver.
Add or fix the div-field overflow check at the same time.
Signed-off-by: Kever Yang
---
Changes in v2:
- add overflow check for div-field
drivers/clk/rockchip/clk_rk3036.c | 3 ++-
drivers/clk/rockchip/clk_rk3188.c | 12 +
mmc using 15000 as max-frequency like what rk3288 sets.
This can speed up the mmc read/write, the actual mmc clock is:
Before this patch: 37.125M
After this patch: 49.5M
Signed-off-by: Kever Yang
---
Changes in v2:
- remove fifo-mode in patch
- update commit message to explain why this patch
dwmmc controller has default internal divider by 2,
and we always provide double of the clock rate request by
dwmmc controller. Sync code for all Rockchip SoC with:
4055b46 rockchip: clk: rk3288: fix mmc clock setting
Signed-off-by: Kever Yang
---
Changes in v2:
- add comment for mmc clock div 2
Disable the ddr secure region setting in SPL and the ddr memory
becomes non-secure, every one can access it. the trust firmware
like OPTEE should have the correct setting for it after SPL if
there is one.
Signed-off-by: Kever Yang
---
Changes in v2:
- add comment for the change and update the co
Use DIV_ROUND_UP instead RATE_TO_DIV for all Rockchip SoC
clock driver.
Add or fix the div-field overflow check at the same time.
Signed-off-by: Kever Yang
---
Changes in v2:
- add overflow check for div-field
drivers/clk/rockchip/clk_rk3036.c | 3 ++-
drivers/clk/rockchip/clk_rk3188.c | 12 +
dwmmc controller has default internal divider by 2,
and we always provide double of the clock rate request by
dwmmc controller. Sync code for all Rockchip SoC with:
4055b46 rockchip: clk: rk3288: fix mmc clock setting
Signed-off-by: Kever Yang
---
Changes in v2:
- add comment for mmc clock div 2
mmc using 15000 as max-frequency like what rk3288 sets.
This can speed up the mmc read/write, the actual mmc clock is:
Before this patch: 37.125M
After this patch: 49.5M
Signed-off-by: Kever Yang
---
Changes in v2:
- remove fifo-mode in patch
- update commit message to explain why this patch
Disable the ddr secure region setting in SPL and the ddr memory
becomes non-secure, every one can access it. the trust firmware
like OPTEE should have the correct setting for it after SPL if
there is one.
Signed-off-by: Kever Yang
---
Changes in v2:
- add comment for the change and update the co
From: Tien Fong Chee
Move FPGA manager driver which is Gen5 specific code from arch/arm/
into FPGA driver at driver/fpga/. No functional change.
Signed-off-by: Tien Fong Chee
---
arch/arm/mach-socfpga/Makefile |1 -
arch/arm/mach-socfpga/fpga_manager.c | 78
From: Tien Fong Chee
Enable FPGA bridge in gen5 U-boot instead of gen5 SPL because FPGA feature is
not
required in SPL. Remove FPGA feature in SPL can help to save some space.
Signed-off-by: Tien Fong Chee
---
include/configs/socfpga_common.h |4
1 files changed, 4 insertions(+), 0 d
From: Tien Fong Chee
Remove unused FPGA feature for saving some space in gen5 SPL.
Signed-off-by: Tien Fong Chee
---
arch/arm/mach-socfpga/reset_manager_gen5.c |9 +
arch/arm/mach-socfpga/system_manager_gen5.c |6 --
drivers/ddr/altera/sdram.c |8 +
From: Tien Fong Chee
This patchset would remove the FPGA enable support feature from SPL, and moving
all FPGA related functions into one location drivers/fpga/. After this, FPGA
enable would be supported in U-boot instead of SPL. This change can help to save
some space in SPL.
This series is wor
Hello Tom,
Thanks for the comments, please see inline for respone.
Regards
Ashish
-Original Message-
From: Tom Rini [mailto:tr...@konsulko.com]
Sent: Thursday, July 27, 2017 3:36 AM
To: Ashish Kumar
Cc: u-boot@lists.denx.de
Subject: Re: [U-Boot] [Patch v2] Makefile: Concatenation of u-
Philipp,
On 07/27/2017 02:01 AM, Philipp Tomsich wrote:
On Wed, 26 Jul 2017, Kever Yang wrote:
dwmmc controller has default internal divider by 2,
sync code for all Rockchip SoC with:
4055b46 rockchip: clk: rk3288: fix mmc clock setting
While I know that this is the case (i.e. we measured
On Rab, 2017-07-26 at 10:56 +0200, Marek Vasut wrote:
> On 07/26/2017 07:05 AM, tien.fong.c...@intel.com wrote:
> >
> > From: Tien Fong Chee
> >
> > This is the 13th version of patchset to adds support for Intel
> > Arria 10 SoC FPGA
> > driver. This version mainly resolved the conflicts when ap
+ Vignesh
On 7/26/2017 10:41 PM, Tom Rini wrote:
> The intention of having aaa_evm_xxx_defconfig variants is to allow
> building for useful but non-default cases that cannot be easily done
> with the standard aaa_evm_defconfig file. In this case, we get rid of
> usbhost_boot as SPL_TEXT has been
On 7/26/2017 10:41 PM, Tom Rini wrote:
> When we have MMC available we assume that we want to put the env as a
> file on FAT.
On DRA7 and AM57 we use eMMC for saving env. Is it fine to imply FAT and
change it in defconfig to use raw partitions?
Thanks and regards,
Lokesh
>
> Cc: Lokesh Vutla
On 7/26/2017 10:41 PM, Tom Rini wrote:
> The main uses of CONFIG_SPL_ENV_SUPPORT are for network support and for
> disabling "Falcon Mode" support at run-time. As this build enables
> neither, remove this feature.
>
> Cc: Andrew F. Davis
> Signed-off-by: Tom Rini
Reviewed-by: Lokesh Vutla
On 07/23/2017 02:15 AM, Simon Glass wrote:
> (pruning the cc list a bit)
>
> Hi Jaehoon,
>
> On 4 July 2017 at 13:48, Simon Glass wrote:
>> This series completes the conversion of SATA to driver model.
>>
>> Previous work converted SCSI including the SCSI-based SATA driver. This
>> series conver
Hi Philipp,
On 07/27/2017 01:40 AM, Philipp Tomsich wrote:
Kever,
On Wed, 26 Jul 2017, Kever Yang wrote:
Lets set the all the DDR region as non secure in SPL, the
trust like OPTEE should have the correct setting for it if
there is one.
Signed-off-by: Kever Yang
Acked-by: Philipp Tomsich
-
On Wed, Jul 26, 2017 at 8:52 PM, Tom Rini wrote:
> On Wed, Jul 26, 2017 at 09:03:37AM -0500, Adam Ford wrote:
>
>> This converts the following to Kconfig:
>>CONFIG_SYS_I2C_OMAP24XX
>>CONFIG_SYS_I2C_OMAP34XX
>>
>> Signed-off-by: Adam Ford
>
> This needs some manual attention. We should ju
On 7/27/2017 1:23 AM, Andrew F. Davis wrote:
> The image address passed to secure_boot_verify_image() may not be
> cacheline aligned, round the address down to the nearest cacheline.
>
> Signed-off-by: Andrew F. Davis
Reviewed-by: Lokesh Vutla
Thanks and regards,
Lokesh
_
On Wed, Jul 26, 2017 at 10:04:40AM -0500, Adam Ford wrote:
> CONFIG_TWL4030_PWM is not being used by any source, so let's remove the
> #define
> and the whitelist entry
>
> Signed-off-by: Adam Ford
>
> diff --git a/include/configs/omap3_logic.h b/include/configs/omap3_logic.h
> index 60d1f88..
On Wed, Jul 26, 2017 at 08:33:22PM -0500, Adam Ford wrote:
> On Wed, Jul 26, 2017 at 3:03 PM, Tom Rini wrote:
> > On Wed, Jul 26, 2017 at 08:15:41AM -0500, Adam Ford wrote:
> >
> >> Guys,
> >>
> >> I was going to try and help by porting some of the ARCH_OMAP2PLUS boards'
> >> include options to Kc
On Wed, Jul 26, 2017 at 09:03:37AM -0500, Adam Ford wrote:
> This converts the following to Kconfig:
>CONFIG_SYS_I2C_OMAP24XX
>CONFIG_SYS_I2C_OMAP34XX
>
> Signed-off-by: Adam Ford
This needs some manual attention. We should just drop
CONFIG_SYS_I2C_OMAP24XX as it's meaningless now. Al
We rename the various FAT_ENV_xxx options to CONFIG_ENV_FAT_xxx so that
they can be modified via Kconfig. Migrate all existing users to the new
values.
Signed-off-by: Tom Rini
---
common/Kconfig | 61 +-
common/env_fat.c
On Wed, Jul 26, 2017 at 3:03 PM, Tom Rini wrote:
> On Wed, Jul 26, 2017 at 08:15:41AM -0500, Adam Ford wrote:
>
>> Guys,
>>
>> I was going to try and help by porting some of the ARCH_OMAP2PLUS boards'
>> include options to Kconfig. I am fairly new to this porting tool, so I
>> have some questions
Philipp,
On 07/27/2017 01:42 AM, Philipp Tomsich wrote:
On Wed, 26 Jul 2017, Kever Yang wrote:
mmc using 15000 as max-frequency and do not use fifo-mode.
Could you expand on the message here (for the benefit of someone
reading this a couple years down the line): did your enabled the
On Wed, Jul 26, 2017 at 01:27:17PM +0530, Ashish Kumar wrote:
> Concatenation of u-boot-spl.bin and u-boot.img for NXP layerscape
> platform SoC: LS1088A/LS2080A and their variants
>
> This patch also depricates UBOOT_BINLOAD in favour of SPL_PAYLOAD
>
> Signed-off-by: Ashish Kumar
> ---
>
> v
On Wed, Jul 26, 2017 at 01:22:58PM +0200, Philipp Tomsich wrote:
> There's an unconditional dependency from the mass-storage command
> onto the mass-storage function through a call to fsg_main_thread(...).
> If USB_FUNCTION_MASS_STORAGE is not enabled, this will result in
> link-errors when CMD_US
On Wed, Jul 26, 2017 at 01:22:57PM +0200, Philipp Tomsich wrote:
> In order to easily model a that CMD_USB_MASS_STORAGE implies having
> USB_FUNCTION_MASS_STORAGE enabled, we first need to migrate
> USB_FUNCTION_MASS_STORAGE to Kconfig.
>
> Signed-off-by: Philipp Tomsich
>
Reviewed-by: Tom Rin
On Wed, Jul 26, 2017 at 10:56:50PM +0900, Masahiro Yamada wrote:
> Hi Tom,
>
> This is the first uniphier PR for v2017.09.
> Please pull!
>
>
> The following changes since commit 609bf924117950b88987a5fa477acf1239bfdbc1:
>
> Convert CONFIG_ENV_IS_IN_ONENAND to Kconfig (2017-07-25 21:34:39 -0
On Wed, Jul 26, 2017 at 4:12 PM, Alexander Graf wrote:
>
>
> On 26.07.17 18:41, Rob Clark wrote:
>>
>> On Wed, Jul 26, 2017 at 11:25 AM, Alexander Graf wrote:
>>>
>>>
>>>
>>> On 26.07.17 15:55, Rob Clark wrote:
Missing an EFI_ENTRY() or doubling up EFI_EXIT() leads to non-obvious
>
On Wed, Jul 26, 2017 at 4:10 PM, Alexander Graf wrote:
>
>
> On 26.07.17 20:34, Rob Clark wrote:
>>
>> When booting shim -> fallback -> shim -> grub -> linux the memory map is
>> a bit larger than the size linux passes in on the first call. But in
>> the EFI_BUFFER_TOO_SMALL case we were not pass
On 07/26/2017 03:55 PM, Rob Clark wrote:
> This should make it easier to see when a callback back to UEFI world
> calls back in to the u-boot world, and generally match up EFI_ENTRY()
> and EFI_EXIT() calls.
>
> Signed-off-by: Rob Clark
> ---
> include/efi_loader.h | 12
>
On 07/26/2017 03:55 PM, Rob Clark wrote:
> Missing an EFI_ENTRY() or doubling up EFI_EXIT() leads to non-obvious
> crashes. Let's add some error checking.
>
> Signed-off-by: Rob Clark
> ---
> include/efi_loader.h | 5 +
> lib/efi_loader/efi_boottime.c | 13 +
> 2 files
On 06/08/2017 01:15 AM, Shengzhou Liu wrote:
> Include common config_distro_defaults.h and config_distro_bootcmd.h
> for u-boot enviroments to support automatical distro boot which
> scan boot.scr from external storage devices(e.g. SD/USB/SATA/SCSI disk)
> and execute autoboot script. Tested on ls1
On 07/26/2017 03:55 PM, Rob Clark wrote:
> Rather than open-coding EFI_EXIT() + callback + EFI_ENTRY(), introduce
> an EFI_CALL() macro. This makes callbacks into UEFI world (of which
> there will be more in the future) more concise and easier to locate in
> the code.
>
> Signed-off-by: Rob Clark
On 03/21/2017 04:15 AM, Santan Kumar wrote:
> Signed-off-by: Santan Kumar
> ---
> Depends on
> Add support for SD boot
>
> https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpatchwork.ozlabs.org%2Fpatch%2F734572%2F&data=01%7C01%7Cyork.sun%40nxp.com%7Ce2e23da8bc52463474b708
On 26.07.17 18:41, Rob Clark wrote:
On Wed, Jul 26, 2017 at 11:25 AM, Alexander Graf wrote:
On 26.07.17 15:55, Rob Clark wrote:
Missing an EFI_ENTRY() or doubling up EFI_EXIT() leads to non-obvious
crashes. Let's add some error checking.
Signed-off-by: Rob Clark
---
include/efi_load
On Wed, Jul 26, 2017 at 12:34:33PM -0600, Simon Glass wrote:
> Hi Tom,
>
> On 26 July 2017 at 11:43, Tom Rini wrote:
> > On Wed, Jul 26, 2017 at 01:29:48PM -0400, Tom Rini wrote:
> >> On Wed, Jul 26, 2017 at 10:28:38AM -0600, Simon Glass wrote:
> >> > Hi Tom,
> >> >
> >> > On 26 July 2017 at 10:1
On 26.07.17 20:34, Rob Clark wrote:
When booting shim -> fallback -> shim -> grub -> linux the memory map is
a bit larger than the size linux passes in on the first call. But in
the EFI_BUFFER_TOO_SMALL case we were not passing back the updated size
to linux so it would loop forever.
Signed-o
On Tue, Jul 18, 2017 at 09:29:10AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> All drivers which was using clock_get() are now using
> clk_get_rate() from clock framework, now it's safe to
> remove clock_get().
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applie
On Wed, Jul 26, 2017 at 12:40:18PM +0200, Philipp Tomsich wrote:
> TPL builds today don't need to call into firmware or set up the MMU
> (if this changes, it should be controlled through a config option
> whether to include this or not), but include the needed support code
> for this anyway.
>
>
On Wed, Jul 26, 2017 at 12:02:55PM -0600, Simon Glass wrote:
> Hi Tom,
>
> On 26 July 2017 at 11:23, Tom Rini wrote:
> > On Wed, Jul 26, 2017 at 10:32:51AM -0600, Simon Glass wrote:
> >> Hi Tom,
> >>
> >> On 26 July 2017 at 10:04, Tom Rini wrote:
> >> > On Sun, Jul 23, 2017 at 09:19:57PM -0600,
On Tue, Jul 18, 2017 at 09:29:08AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Replace proprietary clock_get() by clk_get_rate()
> The stm32x7 serial driver is now "generic" and can be used
> by other STM32 SoCs.
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Appl
The image address passed to secure_boot_verify_image() may not be
cacheline aligned, round the address down to the nearest cacheline.
Signed-off-by: Andrew F. Davis
---
arch/arm/mach-omap2/sec-common.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm/mach-omap
On Wed, Jul 26, 2017 at 12:40:12PM +0200, Philipp Tomsich wrote:
> This commit models the dependency from SPL_RAM to SPL_DM in Kconfig.
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
_
On Wed, Jul 26, 2017 at 12:40:25PM +0200, Philipp Tomsich wrote:
> To simplify drivers/Makefile a bit when using TPL/SPL, we consistently
> use the $(SPL_TPL_) macro to test for drivers that have separate
> configuration symbols for the full U-boot, SPL and TPL stages.
> Instead of explicitly repe
On Mon, Jul 10, 2017 at 12:30:03AM +0200, Beniamino Galvani wrote:
> Import Amlogic Meson DTS files from Linux kernel version 4.12
>
> Signed-off-by: Beniamino Galvani
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
_
On Wed, Jul 26, 2017 at 12:40:04PM +0200, Philipp Tomsich wrote:
>
> Here's an updated series to enable the RK3368 which addresses the
> concerns regarding the prefixing of GRF bit-definitions with a
> RK3368-prefix: while I had intended to temporarily pull the GMAC
> support to get around the un
On Wed, Jul 26, 2017 at 12:40:24PM +0200, Philipp Tomsich wrote:
> This adds the TPL_DRIVER_MISC_SUPPORT option to allow activation of
> DRIVER_MISC_SUPPORT for devices that need it in the TPL stage.
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description:
On Wed, Jul 26, 2017 at 08:15:41AM -0500, Adam Ford wrote:
> Guys,
>
> I was going to try and help by porting some of the ARCH_OMAP2PLUS boards'
> include options to Kconfig. I am fairly new to this porting tool, so I
> have some questions.
>
> I noticed that CONFIG_CMD_NAND is already in Kconf
On Wed, Jul 26, 2017 at 12:40:23PM +0200, Philipp Tomsich wrote:
> To allow for a finer-grained control of features for TPL and SPL
> builds all modules/boot-methods/etc. need to be consistently selected
> based on the $(SPL_TPL_) macros.
>
> This allows splitting the associated config-options in
On Wed, Jul 26, 2017 at 12:40:10PM +0200, Philipp Tomsich wrote:
> SPL_REGMAP and SPL_SYSCON were marked as depending on DM, when a
> stricter dependency of SPL_DM was possible. This commit makes the
> prereq more specific.
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
s
On Tue, Jul 18, 2017 at 09:29:02AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Use the same clocks macro than the one used by kernel DT.
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital
On Wed, Jul 26, 2017 at 12:40:13PM +0200, Philipp Tomsich wrote:
> To allow finer grained selection of features for TPL, we introduce
> TPL_RAM (in analogy to SPL_RAM).
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
On Wed, Jul 26, 2017 at 12:40:14PM +0200, Philipp Tomsich wrote:
> SPL_CLK should also depend on SPL_DM (and not just on CLK).
> Add the additional dependency.
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
_
On Tue, Jul 18, 2017 at 09:29:09AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Replace proprietary clock_get() by clk_get_rate()
> The stm32_qspi is now "generic" and can be used
> by other STM32 SoCs.
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applied to u-bo
On Tue, Jul 18, 2017 at 02:14:19PM -0400, Tom Rini wrote:
> In the source_file_format.txt file we talk about how to construct a
> valid FIT image. While it already says to look at the source for the
> full list, add kernel_noload to the explicit list of types. This is
> arguably the most importa
On Wed, Jul 26, 2017 at 12:40:17PM +0200, Philipp Tomsich wrote:
> Even though there's now a TPL_DM configuration option, the spl logic
> still checks for SPL_DM and thus does not pick up the proper config
> option.
>
> This introduces the use of CONFIG_IS_ENABLED(DM) in spl.c to always
> pick up
On Wed, Jul 26, 2017 at 12:40:19PM +0200, Philipp Tomsich wrote:
> To allow a TPL and SPL to run from different addresses/memories, we
> need to split setup of the TPL and SPL stacks. To do so, we introduce
> CONFIG_TPL_STACK (not listed in Kconfig) which can be used to override
> the initial sta
On Wed, Jul 26, 2017 at 12:40:11PM +0200, Philipp Tomsich wrote:
> This change introduces TPL variants of the REGMAP and SYSCON config
> options (i.e. TPL_REGMAP and TPL_SYSCON in analogy to SPL_REGMAP and
> SPL_SYSCON) in preparation of a finer-grained feature selection for
> building feature-ric
On Wed, Jul 26, 2017 at 12:40:20PM +0200, Philipp Tomsich wrote:
> For the bringup of the RK3368, we need to support TPL and SPL running
> from different addresses... which requires both stages to use a
> distinct TEXT_BASE.
>
> This commit adds support for having a separate LDSCRIPT for TPL (whi
On Tue, Jul 18, 2017 at 05:37:27PM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> FMC is able to manage 2 SDRAM banks, but the current driver
> implementation is only able to manage the first SDRAM bank.
>
> Even if only bank2 is used, some bank1 registers must be
> configured.
>
>
On Tue, Jul 18, 2017 at 05:37:26PM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Replace all fdtdec_get..() calls by ofnode_read...() or dev_read..().
> This will allow drivers to support a live device tree.
>
> Signed-off-by: Patrice Chotard
> Reviewed-by: Simon Glass
Applied to
On Wed, Jul 26, 2017 at 12:40:15PM +0200, Philipp Tomsich wrote:
> Introduce TPL_CLK to allow finer-grained selection of TPL features
> for feature-rich (i.e. DM-based) TPL stages.
>
> Signed-off-by: Philipp Tomsich
Reviewed-by: Tom Rini
--
Tom
signature.asc
Description: Digital signature
On Tue, Jul 18, 2017 at 05:37:29PM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> STM32F7 and H7 shared the same SDRAM control block.
> On STM32H7 few control bits has been added.
> The current driver need some minor adaptation as FMC block
> enable/disable for H7.
>
> Signed-off-by:
On Wed, Jul 26, 2017 at 12:40:05PM +0200, Philipp Tomsich wrote:
> Some devices (e.g. the RK3368) have only limited SRAM, but provide
> support for loading the next boot stage after our SPL performs basic
> setup (e.g. DRAM).
>
> For target systems like these, we add a boot device BOOTROM that wi
On Tue, Jul 18, 2017 at 05:37:28PM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> FMC driver is now able to discover the bank number by
> parsing bank subnodes.
>
> Signed-off-by: Patrice Chotard
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
On Tue, Jul 18, 2017 at 09:29:07AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> This allow to remove include/dm/platform_data/serial_stm32x7.h
> which was included in the past by stm32x7 driver and by
> stm32f746-disco.c board file.
> Since patch 42bf5e7c27 "serial: stm32f7: add dev
On Sun, Jul 23, 2017 at 07:36:33AM -0700, Bin Meng wrote:
> This adds myself as one of the x86 maintainers.
>
> Signed-off-by: Bin Meng
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signature
___
U-Boot mailing list
U
On Mon, Jul 17, 2017 at 12:59:13PM -0500, Andrew F. Davis wrote:
> From: Madan Srinivas
>
> Updates the default u-boot environment variables to support secure
> boot. On secure devices, a secure boot monitor (sec-bm) needs to
> be installed by u-boot.
>
> Signed-off-by: Madan Srinivas
> Review
On Wed, Jul 26, 2017 at 12:40:06PM +0200, Philipp Tomsich wrote:
> On the RK3368, we want our TPL to use the 'return to bootrom' boot
> method (to have the bootrom load up the SPL stage) and then continue
> with different boot methods (MMC, SPI, etc.) from SPL.
>
> This adds the config option nee
On Mon, Jul 17, 2017 at 01:02:02PM -0500, Andrew F. Davis wrote:
> From: "Srinivas, Madan"
>
> The inline assembly functions in mon.c assume that the caller will
> check for the return value in r0 according to regular ARM calling
> conventions.
>
> However, this assumption breaks down if the co
On Tue, Jul 18, 2017 at 05:37:25PM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Retrieve RAM base address from DT instead of using STM32_SDRAM_FMC
>
> For STM32F7, FMC block base address is 0xA000, but SDRAM
> registers are located at offset 0x140 inside FMC block.
> Update the
On Mon, Jul 17, 2017 at 12:59:12PM -0500, Andrew F. Davis wrote:
> Updates the default u-boot environment variables to support FIT image
> loading.
>
> Signed-off-by: Andrew F. Davis
> Reviewed-by: Tom Rini
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital signatu
On Mon, Jul 17, 2017 at 12:59:15PM -0500, Andrew F. Davis wrote:
> From: Madan Srinivas
>
> On early K2 devices (eg. K2HK) the secure ROM code does not support
> loading secure code to firewall protected memory, before decrypting,
> authenticating and executing it.
>
> To load the boot monitor
On Tue, Jul 18, 2017 at 09:29:05AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Add clock framework .get_rate callback.
> This step will allow to convert all drivers which was using
> proprietary clock_get() to use clock framework .get_rate().
>
> Signed-off-by: Patrice Chotard
>
On Tue, Jul 25, 2017 at 08:55:23PM +0200, Daniel Schwierzeck wrote:
> Hi Tom,
>
> second try with the gcc 6.3 build fix applied and rebased to current master.
>
>
> The following changes since commit d56b4b19744c314c26dc77585a7c7a9253d1487d:
>
> configs: Migrate RBTREE, LZO, CMD_MTDPARTS, CM
On Tue, Jul 18, 2017 at 09:29:03AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Also remove its declaration from stm32.h which
> is no more needed.
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description
On Wed, Jul 26, 2017 at 12:40:21PM +0200, Philipp Tomsich wrote:
> As include/malloc.h already checks for SYS_MALLOC_SIMPLE using the
> CONFIG_IS_ENABLED macro, we need to move to having separate entries
> as we switch to fully separate configuration for SPL and TPL.
>
> Signed-off-by: Philipp To
On Tue, Jul 18, 2017 at 09:29:06AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> clean the code by removing unused enums, structs and
> defines related to clocks
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applied to u-boot/master, thanks!
--
Tom
signature.as
On Wed, Jul 26, 2017 at 12:40:22PM +0200, Philipp Tomsich wrote:
> This splits the compilation of code modules for TPL and SPL for
> OF_CONTROL (and related) features between TPL and SPL. The typical
> use-case of this is a TPL stage that uses OF_PLATDATA at TPL and
> provides full OF_CONTROL at
On Tue, Jul 18, 2017 at 09:29:04AM +0200, Patrice Chotard wrote:
> From: Patrice Chotard
>
> Retrieve RCC base address from DT, this will prepare
> the ground for future STM32 SoCs support.
>
> Signed-off-by: Patrice Chotard
> Acked-by: Vikas MANOCHA
Applied to u-boot/master, thanks!
--
To
On Wed, Jul 26, 2017 at 12:40:16PM +0200, Philipp Tomsich wrote:
> For the RK3368, we want to use OF_PLATDATA in TPL, but full OF_CONTROL
> in SPL: this requires the introduction of a new family of
> configuration options to decouple SPL_OF_CONTROL and SPL_OF_PLATDATA
> from TPL.
>
> Consequently
On Mon, Jul 17, 2017 at 01:01:36PM -0500, Andrew F. Davis wrote:
> From: Madan Srinivas
>
> The load address of ramdisk, rdaddr is 0x8808 and fit_loadaddr
> is defined as 0x8800. This leaves only 512Kbytes for the
> fit image. When the FIT images are larger than this, it will
> overwite
On Mon, Jul 17, 2017 at 12:59:14PM -0500, Andrew F. Davis wrote:
> We first split the CONFIG_BOOTCOMMAND into its components to improve
> readability. We then make the following order changes:
>
> - Run findfdt first so the fdt name can be used in envboot like OMAP
> - Install the boot monitor
On Sun, Jul 16, 2017 at 07:59:19PM +0530, Lokesh Vutla wrote:
> BeagleBoard X15 revC board is similar to X15 revB1 except
> with a SR2.0 where revB1 uses a SR1.1. Add board detection
> support for revC.
>
> Signed-off-by: Lokesh Vutla
> Reviewed-by: Tom Rini
Applied to u-boot/master, thanks!
On Sun, Jul 16, 2017 at 07:59:18PM +0530, Lokesh Vutla wrote:
> board_is*("rev", board_ti_get_rev()) uses strncmp() for
> revison detection and assumes it is success if return value
> is <= 0. This will fail in case of multiple versions, as
> revb will be true for board_is_*revb() and board_is_*re
On Mon, Jul 10, 2017 at 12:30:05AM +0200, Beniamino Galvani wrote:
> GPIOs are now supported on Meson GXBB, enable driver and command in
> the config.
>
> Signed-off-by: Beniamino Galvani
> Reviewed-by: Simon Glass
Applied to u-boot/master, thanks!
--
Tom
signature.asc
Description: Digital
On Mon, Jul 10, 2017 at 12:30:04AM +0200, Beniamino Galvani wrote:
> This commit adds GPIO support to the Amlogic Meson pin controller
> driver, based on code from Linux kernel.
>
> Reviewed-by: Simon Glass
> Signed-off-by: Beniamino Galvani
Applied to u-boot/master, thanks!
--
Tom
signatu
On Wed, Jul 26, 2017 at 07:55:24PM +0800, icen...@aosc.io wrote:
> 在 2017-07-20 14:00，Icenowy Zheng 写道：
> > The PRCM of H3/H5 SoCs have a secure/non-secure switch, which controls
> > the access to some clock/power related registers in PRCM.
> >
> > Current Linux kernel will access the CPUS (AR100)
There are a couple spots doing things like:
return EFI_EXIT(some_fxn(...));
which I handn't noticed before. With addition of printing return value
in the EFI_EXIT() macro, now the fxn call was getting evaluated twice.
Which we didn't really want.
Signed-off-by: Rob Clark
---
I can rebase th
On Wed, Jul 26, 2017 at 4:01 PM, Adam Ford wrote:
> Hey gang, I tried to convert boards to CMD_NAND with
> ./tools/moveconfig.py, but when when I attempted to send the patch,
> Google said I cannot send to that many people.
>
> Does anyone have any suggestions on how to send a patch to 104
> diffe
Hey gang, I tried to convert boards to CMD_NAND with
./tools/moveconfig.py, but when when I attempted to send the patch,
Google said I cannot send to that many people.
Does anyone have any suggestions on how to send a patch to 104
different addresses? I really didnt' want to spam that many people
On 07/26/2017 06:48 PM, yuiko.osh...@microchip.com wrote:
> From: Yuiko Oshino
>
> Add support for Microchip LAN7500, LAN7800 and LAN7850, USB to 10/100/1000
> Ethernet Controllers
>
> Signed-off-by: Yuiko Oshino
> Cc: Marek Vasut
> Cc: Joe Hershberger
> Cc: Tom Rini
Is this a repost ? I r
Hi Francois,
> -Original Message-
> From: U-Boot [mailto:u-boot-boun...@lists.denx.de] On Behalf Of Francois
> Dugast
> Sent: Friday, July 21, 2017 1:41 PM
> To: u-boot@lists.denx.de
> Subject: [U-Boot] STM32F746 Discovery - No serial output?
>
> Hi,
>
> I am trying to run the master on
1 - 100 of 296 matches
Mail list logo
