Hello,
On Wed, 30 Sep 2020 17:45:11 +0200
Mauro Condarelli wrote:
> Use right shift to avoid 64-bit divisions.
>
> These divisions are needed to convert from file length (potentially
> over 32-bit range) to block number, so result and remainder are
> guaranteed to fit in 32-bit integers.
>
> S
Hello,
Thomas Petazzoni wrote on Thu, 1 Oct
2020 09:28:41 +0200:
> Hello,
>
> On Wed, 30 Sep 2020 17:45:11 +0200
> Mauro Condarelli wrote:
>
> > Use right shift to avoid 64-bit divisions.
> >
> > These divisions are needed to convert from file length (potentially
> > over 32-bit range) to bl
On Tuesday 29 September 2020 14:43:25 Andre Heider wrote:
> On 29/09/2020 14:38, Pali Rohár wrote:
> > On Tuesday 29 September 2020 14:34:26 Andre Heider wrote:
> > > The patches changing the compatible strings to the ones used by Linux have
> > > not been merged yet, so fix the checks to use the c
The following changes since commit ae52e75d23ce11f36b3eae758045da95a871f263:
Merge tag 'for-v2021.01-next' of
https://gitlab.denx.de/u-boot/custodians/u-boot-i2c into next
(2020-09-17 09:55:01 -0400)
are available in the Git repository at:
git://git.denx.de/u-boot-usb.git next
for you to fe
The following changes since commit 0ac83d080a0044cd0d8f782ba12f02cf969d3004:
Merge branch 'next' of
https://gitlab.denx.de/u-boot/custodians/u-boot-x86 into next
(2020-09-25 09:04:01 -0400)
are available in the Git repository at:
git://git.denx.de/u-boot-sh.git next
for you to fetch changes
On 10/1/20 1:43 AM, Heinrich Schuchardt wrote:
> On 9/29/20 10:20 PM, Marek Vasut wrote:
>> On 9/29/20 10:03 PM, Heinrich Schuchardt wrote:
>>> void * can be assigned to any pointer variable. Avoid unnecessary
>>> conversions.
>>>
>>> Signed-off-by: Heinrich Schuchardt
>>> ---
>>> drivers/usb/hos
The following changes since commit 1da91d9bcd6e5ef046c1df0d373d0df87b1e8a72:
Merge https://gitlab.denx.de/u-boot/custodians/u-boot-marvell
(2020-09-24 08:34:54 -0400)
are available in the Git repository at:
git://git.denx.de/u-boot-sh.git master
for you to fetch changes up to d03ad060feab99
v1:
Create v5 board by clonning Z-turn board
v2:
Use DTS include to make it simpler due to low differences between boards.
From: Alexandre GRIVEAUX
Adding Z-turn board V5 to resolve the change between:
"Z-TURNBOARD_schematic.pdf" schematics state version 1 to 4 has Atheros AR8035
"Z-Turn_Board_sch_V15_20160303.pdf" schematics state version 5 has Micrel
KSZ9031
At this time the S25FL128SAGNFI003 doesn't work becaus
Hi,
>
> NOTE: GNU binutils starting with v2.27.1 do this build-time relocation
> automatically, to be in-line with other architecures. So on newer
> toolchains our manual fixup is actually not needed. It doesn't hurt to
> have it, though, so that we keep compatibility with the popular Linaro
> too
Thanks for Your review.
On 10/1/20 9:59 AM, Miquel Raynal wrote:
> Hello,
>
> Thomas Petazzoni wrote on Thu, 1 Oct
> 2020 09:28:41 +0200:
>
>> Hello,
>>
>> On Wed, 30 Sep 2020 17:45:11 +0200
>> Mauro Condarelli wrote:
>>
>>> Use right shift to avoid 64-bit divisions.
>>>
>>> These divisions are
> -Original Message-
> From: Marek Vasut
> Sent: Friday, September 11, 2020 3:19 PM
> To: Nico Becker ; u-boot@lists.denx.de; Tan,
> Ley Foon ; simon.k.r.goldschm...@gmail.com
> Subject: Re: [RESEND PATCH v5 9/11] ARM: socfpga: Add initial support for
> ic-automation Moritz III
>
> On 9
Correcting myself.
See below.
On 10/1/20 10:41 AM, Mauro Condarelli wrote:
> Thanks for Your review.
>
> On 10/1/20 9:59 AM, Miquel Raynal wrote:
>> Hello,
>>
>> Thomas Petazzoni wrote on Thu, 1 Oct
>> 2020 09:28:41 +0200:
>>
>>> Hello,
>>>
>>> On Wed, 30 Sep 2020 17:45:11 +0200
>>> Mauro Condare
Hi Mauro,
Mauro Condarelli wrote on Thu, 1 Oct 2020 10:53:30
+0200:
> Correcting myself.
> See below.
>
> On 10/1/20 10:41 AM, Mauro Condarelli wrote:
> > Thanks for Your review.
> >
> > On 10/1/20 9:59 AM, Miquel Raynal wrote:
> >> Hello,
> >>
> >> Thomas Petazzoni wrote on Thu, 1 Oct
> >>
From: Chee Hong Ang
CONFIG_OF_EMBED was primarily enabled to support the S10/Agilex
spl hex file requirements. Since this option now produces a
warning during build, and the spl hex can be created using
alternate methods, CONFIG_OF_EMBED is no longer needed.
Signed-off-by: Chee Hong Ang
---
c
This is the 2nd version of patchset to Enable ARM Trusted Firmware
for U-Boot.
New U-boot flow with ARM Trusted Firmware (ATF) support:
SPL (EL3) -> ATF-BL31 (EL3) -> U-Boot Proper (EL2) -> Linux (EL1)
SPL loads the u-boot.itb which consist of:
1) u-boot-nodtb.bin (U-Boot Proper image)
2) u-boot.
From: Chee Hong Ang
Add board_fit_config_name_match() for matching board name with
device tree files in FIT image. This will ensure correct DTB
file is loaded for different board type. Currently, we are not
supporting multiple device tree files in FIT image therefore this
function basically do no
From: Chee Hong Ang
Override 'lowlevel_init' to make sure secondary CPUs trapped
in ATF instead of SPL. After ATF is initialized, it will signal
the secondary CPUs to jump from SPL to ATF waiting to be 'activated'
by Linux OS via PSCI call.
Signed-off-by: Chee Hong Ang
---
arch/arm/mach-socfpg
From: Chee Hong Ang
Instead of loading u-boot proper image (u-boot.img), SPL
now loads FIT image (u-boot.itb) which includes u-boot
proper, ATF and u-boot proper's DTB.
Signed-off-by: Chee Hong Ang
---
include/configs/socfpga_soc64_common.h | 4
1 file changed, 4 insertions(+)
diff --git
From: Chee Hong Ang
Standard PSCI function "CPU_ON" provided by ATF is now used
by Linux kernel to bring up the secondary CPUs to enable SMP
booting in Linux on SoC 64bits platform.
Signed-off-by: Chee Hong Ang
---
arch/arm/mach-socfpga/Kconfig | 2 --
1 file changed, 2 deletions(-)
diff --gi
From: Chee Hong Ang
In non-secure mode (EL2), MMC driver calls the SMC/PSCI services
provided by ATF to set SDMMC's DRVSEL and SMPLSEL.
Signed-off-by: Chee Hong Ang
Signed-off-by: Siew Chin Lim
---
v2:
- Code clean up without functionality change:
- Changed socfpga_dwmci_fw_clksel() to socf
From: Chee Hong Ang
invoke_smc() allow U-Boot proper running in non-secure mode (EL2)
to invoke SMC call to ATF's PSCI runtime services such as
System Manager's registers access, 2nd phase bitstream FPGA
reconfiguration, Remote System Update (RSU) and etc.
smc_send_mailbox() is a send mailbox co
From: Chee Hong Ang
Generate a FIT image for Intel SOCFPGA (64bits) which
include U-boot proper, ATF and DTB for U-boot proper.
Signed-off-by: Chee Hong Ang
Signed-off-by: Siew Chin Lim
---
v2:
- Move soc64 folder from board/altera to board/intel folder
---
board/intel/soc64/fit_spl_atf.sh |
From: Chee Hong Ang
This header file defines the Secure Monitor Call (SMC) message
protocol for ATF (BL31) PSCI runtime services. It includes all
the PSCI SiP function identifiers for the secure runtime services
provided by ATF. The secure runtime services include System Manager's
registers acces
From: Chee Hong Ang
In non-secure mode (EL2), MAC driver calls the SMC/PSCI services
provided by ATF to setup the PHY interface.
Signed-off-by: Chee Hong Ang
Signed-off-by: Siew Chin Lim
---
v2:
- Code clean up without functionality change:
- Changed dwmac_socfpga_fw_setphy() to dwmac_socfp
From: Chee Hong Ang
In non-secure mode (EL2), Reset Manager driver calls the
SMC/PSCI service provided by ATF to enable/disable the
SOCFPGA bridges.
Signed-off-by: Chee Hong Ang
Signed-off-by: Siew Chin Lim
---
v2:
- Print error message and return instead of hang in
socfpga_bridges_reset()
From: Chee Hong Ang
Since SSBL is running in DRAM, it shall setup the stack in DRAM
instead of OCRAM which is occupied by SPL and handoff data.
Signed-off-by: Chee Hong Ang
---
include/configs/socfpga_soc64_common.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/include/configs/socfp
From: Chee Hong Ang
SPL already setup the Clock Manager with the handoff data
from OCRAM. When the Clock Manager's driver get probed again
in SSBL, it shall skip the handoff data access in OCRAM.
Signed-off-by: Chee Hong Ang
---
arch/arm/mach-socfpga/wrap_pll_config_s10.c | 3 ++-
1 file chang
From: Chee Hong Ang
Booting Agilex and Stratix 10 with ATF support.
SPL now loads ATF (BL31), U-Boot proper and DTB from FIT
image. The new boot flow with ATF support is as follow:
SPL -> ATF (BL31) -> U-Boot proper -> OS (Linux)
U-Boot proper now starts at 0x20 (CONFIG_SYS_TEXT_BASE).
ATF
From: Chee Hong Ang
mbox_reset_cold() will invoke ATF's PSCI service when running in
non-secure mode (EL2).
Signed-off-by: Chee Hong Ang
---
arch/arm/mach-socfpga/mailbox_s10.c | 5 +
1 file changed, 5 insertions(+)
diff --git a/arch/arm/mach-socfpga/mailbox_s10.c
b/arch/arm/mach-socfpga
From: Chee Hong Ang
In non-secure mode (EL2), FPGA reconfiguration driver calls the
SMC/PSCI services provided by ATF to configure the FPGA.
Signed-off-by: Chee Hong Ang
---
drivers/fpga/intel_sdm_mb.c | 139
1 file changed, 139 insertions(+)
diff
On 30.09.20 11:51, Jan Kiszka wrote:
> [BCC'ed TF-A only, migrating to u-boot, including folks involved there]
>
> On 30.09.20 11:20, Yann GAUTIER wrote:
>> Hi Jan,
>>
>> After discussing with my colleagues, it seems there are 2 issues there.
>> One patch is missing in U-Boot:
>> http://patchwork.o
Ok, Thanks.
Patch is ready, I'll send it after some extended testing on my system (vocore2).
Regards
Mauro
On 10/1/20 10:56 AM, Miquel Raynal wrote:
> Hi Mauro,
>
> Mauro Condarelli wrote on Thu, 1 Oct 2020 10:53:30
> +0200:
>
>> Correcting myself.
>> See below.
>>
>> On 10/1/20 10:41 AM, Mauro
Hello Tom,
late bugfix for 2020.10 ...
The following changes since commit 5f9070a4a48d2db1968b86a54e82724dbe2a6de6:
optee: copy FDT OP-TEE related nodes before generic FDT changes (2020-09-30
11:31:13 -0400)
are available in the Git repository at:
https://gitlab.denx.de/u-boot/custodians
The u-boot,dm-spl DT props are missing on AV96, hence the pinmux and
flash0 nodes are not included in the reduced SPL DT. This prevents
SPI NOR boot from working at all. Fix this by filling them in.
Signed-off-by: Marek Vasut
Cc: Patrick Delaunay
Cc: Patrice Chotard
---
arch/arm/dts/stm32mp15x
RZ/G2 SoC's are identical to R-Car Gen3 SoC's apart from some
automotive peripherals and they also share the same PRR CPU ID's.
RZ/G2H (a.k.a R8A774E1) is identical to R-Car H3 SoC.
RZ/G2M (a.k.a R8A774A1) is identical to R-Car M3W SoC.
RZ/G2N (a.k.a R8A774B1) is identical to R-Car M3N SoC.
RZ/G2E
The HiHope RZ/G2M board from HopeRun consists of main board
(HopeRun HiHope RZ/G2M main board) and sub board(HopeRun
HiHope RZ/G2M sub board). The HiHope RZ/G2M sub board sits
below the HiHope RZ/G2M main board.
DTS files apart from r8a774a1-hihope-rzg2m-u-boot.dts and
r8a774a1-u-boot.dtsi have be
On 01.10.20 10:23, Pali Rohár wrote:
> On Tuesday 29 September 2020 14:43:25 Andre Heider wrote:
>> On 29/09/2020 14:38, Pali Rohár wrote:
>>> On Tuesday 29 September 2020 14:34:26 Andre Heider wrote:
The patches changing the compatible strings to the ones used by Linux have
not been merg
On Thursday 01 October 2020 12:42:21 Heinrich Schuchardt wrote:
> On 01.10.20 10:23, Pali Rohár wrote:
> > On Tuesday 29 September 2020 14:43:25 Andre Heider wrote:
> >> On 29/09/2020 14:38, Pali Rohár wrote:
> >>> On Tuesday 29 September 2020 14:34:26 Andre Heider wrote:
> The patches changin
On 01.10.20 12:48, Pali Rohár wrote:
On Thursday 01 October 2020 12:42:21 Heinrich Schuchardt wrote:
On 01.10.20 10:23, Pali Rohár wrote:
On Tuesday 29 September 2020 14:43:25 Andre Heider wrote:
On 29/09/2020 14:38, Pali Rohár wrote:
On Tuesday 29 September 2020 14:34:26 Andre Heider wrote:
From: Takahiro Kuwano
The S25HL-T/S25HS-T family is the Cypress Semper Flash with Quad SPI.
The datasheet can be found in https://community.cypress.com/docs/DOC-15165
This device family can be configured to non-uniform sector layout, while
U-Boot does not support it. To handle this, an erase hoo
The hidden I2C slave is also present on the Armada 8k AP806. Testing
shows that this I2C slave causes the same issues as Armada 38x.
Disabling that I2C slave fixes all these issues.
I2C blocks on the Armada 8k CP110 are not affected.
Extend the I2C slave disable to Armada 8k as well.
Cc: Stefan
On 25.09.20 09:54, Pali Rohár wrote:
Some Espressobin boards got assigned more than one MAC address. Update
instructions how to correctly store and preserve all MAC addresses.
Signed-off-by: Pali Rohár
Applied to u-boot-marvell/master
Thanks,
Stefan
---
doc/README.marvell | 23 ++
On 29.09.20 14:34, Andre Heider wrote:
The patches changing the compatible strings to the ones used by Linux have
not been merged yet, so fix the checks to use the current in-tree ones.
Reported-by: Pali Rohár
Signed-off-by: Andre Heider
Applied to u-boot-marvell/master
Thanks,
Stefan
--
Hi Tom,
please pull the last batch of Marvell MVEBU related fixes. Here the
summary log:
- Espressobin: Fix compatible string check
- Espressobin: Extend README for more MAC addresses
---
On 30.09.20 13:47, Otavio Salvador wrote:
Em qua., 30 de set. de 2020 às 02:23, Stefan Roese escreveu:
On 30.09.20 04:14, Otavio Salvador wrote:
Wouldn't it be better, to add this CONFIG_SILENT_CONSOLE check to
the console / printf function itself instead of adding it to all
callers?
I believ
Hello,
Am Freitag, den 21.08.2020, 09:55 +0200 schrieb Teresa Remmet:
> Add support PHYTEC phyCORE-i.MX8MM SOM.
>
> Supported features:
> - 2GB LPDDR4 RAM
> - 1x 1Gbit Ethernet
> - eMMC
> - external SD
> - debug UART3
> - watchdog
> - i2c eeprom
>
> Signed-off-by: Teresa Remmet
> ---
> C
Hi Marek
On 10/1/20 12:25 PM, Marek Vasut wrote:
> The u-boot,dm-spl DT props are missing on AV96, hence the pinmux and
> flash0 nodes are not included in the reduced SPL DT. This prevents
> SPI NOR boot from working at all. Fix this by filling them in.
>
> Signed-off-by: Marek Vasut
> Cc: Patric
On Wed, Sep 09, 2020 at 03:37:04PM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> The tests are basically the same as for the regular API. Except that
> the reset are initialized using the managed API, and no freed manually.
>
> Signed-off-by: Jean-Jacques Hiblot
> Reviewed-by: S
On Wed, Sep 09, 2020 at 03:37:03PM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> Add managed functions to get a reset_ctl from the device-tree, based on a
> name or an index.
> Also add a managed functions to get a reset_ctl_bulk (array of reset_ctl)
> from the device-tree.
>
> W
On Wed, Sep 09, 2020 at 06:44:00PM +0200, Etienne Carriere wrote:
> This change introduces SCMI agent uclass to interact with a firmware
> using the SCMI protocols [1].
>
> SCMI agent uclass currently supports a single method to request
> processing of the SCMI message by an identified server. A
On Wed, Sep 09, 2020 at 06:44:02PM +0200, Etienne Carriere wrote:
> This change implements a SMCCC transport for SCMI exchanges. This
> implementation follows the Linux kernel as references implementation
> for SCMI message processing, using the SMT format for communication
> channel meta-data.
>
On Wed, Sep 09, 2020 at 06:44:03PM +0200, Etienne Carriere wrote:
> Dump SCMI DT bindings documentation from Linux kernel source
> tree v5.8-rc1.
>
> Signed-off-by: Etienne Carriere
> Reviewed-by: Simon Glass
> Reviewed-by: Simon Glass
Applied to u-boot/next, thanks!
--
Tom
signature.asc
On Wed, Sep 09, 2020 at 06:44:01PM +0200, Etienne Carriere wrote:
> This change implements a mailbox transport using SMT format for SCMI
> exchanges. This implementation follows the Linux kernel and
> SCP-firmware [1] as references implementation for SCMI message
> processing using SMT format for
On Wed, Sep 09, 2020 at 06:44:04PM +0200, Etienne Carriere wrote:
> This change introduces a clock driver for SCMI agent devices. When
> SCMI agent and SCMI clock drivers are enabled, SCMI agent binds a
> clock device for each SCMI clock protocol devices enabled in the FDT.
>
> SCMI clock driver
On Fri, Sep 11, 2020 at 01:43:34PM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> Add managed functions to get a gpio from the devce-tree, based on a
> property name (minus the '-gpios' suffix) and optionally an index.
>
> When the device is unbound, the GPIO is automatically rele
On Wed, Sep 09, 2020 at 06:44:05PM +0200, Etienne Carriere wrote:
> Add tests for SCMI clocks. A test device driver sandbox-scmi_devices.c
> is used to get clock resources, allowing further clock manipulation.
>
> Change sandbox-smci_agent to emulate 3 clocks exposed through 2 agents.
> Add DM te
On Wed, Sep 09, 2020 at 06:44:06PM +0200, Etienne Carriere wrote:
> This change introduces a reset controller driver for SCMI agent devices.
> When SCMI agent and SCMI reset domain drivers are enabled, SCMI agent
> binds a reset controller device for each SCMI reset domain protocol
> devices enabl
On Wed, Sep 09, 2020 at 06:44:07PM +0200, Etienne Carriere wrote:
> Add tests for SCMI reset controllers. A test device driver
> sandbox-scmi_devices.c is used to get reset resources, allowing further
> resets manipulation.
>
> Change sandbox-smci_agent to emulate 1 reset controller exposed throu
On Fri, Sep 11, 2020 at 01:43:35PM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> Add a test to verify that GPIOs can be acquired/released using the managed
> API. Also check that the GPIOs are released when the consumer device is
> removed.
>
> Signed-off-by: Jean-Jacques Hiblot
On Thu, Sep 24, 2020 at 10:04:11AM +0530, Pratyush Yadav wrote:
> Some fields will be introduced in the regmap structure that should be
> set to 0 by default. So, once we allocate a regmap, make sure it is
> zeroed out to avoid unexpected defaults for those values.
>
> Signed-off-by: Pratyush Yad
On Thu, Sep 24, 2020 at 10:04:12AM +0530, Pratyush Yadav wrote:
> Right now, regmap_read() and regmap_write() read/write a 32-bit value
> only. To write other lengths, regmap_raw_read() and regmap_raw_write()
> need to be used.
>
> This means that any driver ported from Linux that relies on
> reg
On Thu, Sep 24, 2020 at 10:04:10AM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> Most of new linux drivers are using managed-API to allocate resources. To
> ease porting drivers from linux to U-Boot, introduce devm_regmap_init() as
> a managed API to get a regmap from the device t
On Thu, Sep 24, 2020 at 10:04:13AM +0530, Pratyush Yadav wrote:
> Drivers can configure it to adjust the final read/write location.
>
> Signed-off-by: Pratyush Yadav
> Reviewed-by: Simon Glass
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Thu, Sep 24, 2020 at 10:04:16AM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> A regmap field is an abstraction available in Linux. It provides to access
> bitfields in a regmap without having to worry about shifts and masks.
>
> Signed-off-by: Jean-Jacques Hiblot
> Reviewed-b
On Thu, Sep 24, 2020 at 10:04:15AM +0530, Pratyush Yadav wrote:
> Some devices need to calculate the regmap base address at runtime. This
> makes it impossible to use device tree to get the regmap base. Instead,
> allow devices to specify it in the regmap config. This will create a
> regmap with a
On Thu, Sep 24, 2020 at 10:04:17AM +0530, Pratyush Yadav wrote:
> When more nodes are added for a uclass the index might go into two or
> more digits. This means that there are less spaces printed because they
> are used up by the extra digits. Update the regular expression to allow
> variable-len
On Thu, Sep 24, 2020 at 10:04:14AM +0530, Pratyush Yadav wrote:
> Right now, the base of a regmap can only be obtained from the device
> tree. This makes it impossible for devices which calculate the base at
> runtime to use a regmap. An example of such a device is the Cadence
> Sierra PHY.
>
> A
On Thu, Sep 24, 2020 at 10:04:18AM +0530, Pratyush Yadav wrote:
> From: Jean-Jacques Hiblot
>
> The tests rely on a dummy driver to allocate and initialize the regmaps
> and the regmap fields using the managed API. The first test checks if
> the regmap config fields like width, reg_offset_shift,
On Thu, Apr 02, 2020 at 04:08:12PM +0530, Rayagonda Kokatanur wrote:
> From: Srinath Mannam
>
> Add support for stingray PAXB PHY controller driver.
> This driver supports maximum 8 PAXB phys using pipemux data.
>
> Signed-off-by: Srinath Mannam
> Signed-off-by: Rayagonda Kokatanur
> Reviewed
On Tue, Jun 09, 2020 at 03:37:40PM +0200, Heiko Stuebner wrote:
> From: Heiko Stuebner
>
> The Linux kernel does set the clock delays to
> - 0.2 ns (their default, and lowest, hardware value) if delays should
> not be enabled
> - 2.0 ns (which causes the data to be sampled at exactly half way
On Mon, Aug 17, 2020 at 05:08:26PM -0700, Thirupathaiah Annapureddy wrote:
> ftgmac100 driver is using hard-coded PHY interface address of zero.
> Each board can have different PHY interface address (phy_addr).
> This commit modifies the driver to make use of board specific address
> by leveraging
On Tue, Jun 09, 2020 at 03:37:39PM +0200, Heiko Stuebner wrote:
> From: Heiko Stuebner
>
> The vsc8530/8531/8540/8541 phys have a configurable clock output that
> can emit 25, 50 and 125 MHz rates, which in turn may be needed for
> stable network connections.
>
> This follows a similar change i
On Tue, Aug 25, 2020 at 10:26:36AM +0800, Ley Foon Tan wrote:
> tftp_cur_block start with 1 for first block, but tftp_cur_block counter is
> start with zero when block number is rollover. The existing code
> "tftp_cur_block - 1" will cause the block number become -1 in store_block()
> when tftp_cu
On Wed, Sep 09, 2020 at 06:30:06PM +0200, Patrick Delaunay wrote:
> Use ofnode_ or dev_ APIs instead of fdt_ and fdtdec_ APIs so that the
> driver can support live DT.
>
> Signed-off-by: Patrick Delaunay
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
On Tue, Aug 18, 2020 at 08:19:02AM -0500, Adam Ford wrote:
> The ethernet controller can read the MAC from EEPROM and display it,
> but if ethaddr is not set, the ethernet is still unavailable.
>
> This patch checks will automatically set the MAC address if it has
> not already been set.
>
> Sig
On Tue, Aug 25, 2020 at 10:26:35AM +0800, Ley Foon Tan wrote:
> Fixes missing update to tftp_prev_block counter before increase
> tftp_cur_block counter when do the tftpput operation.
>
> tftp_prev_block counter is used in update_block_number() function to
> check whether block number (sequence n
On Tue, Aug 25, 2020 at 10:26:37AM +0800, Ley Foon Tan wrote:
> When load the last block, the "len" might not be a block size. This cause
> loading the incorrect last block data.
>
> The fix change "len" to tftp_block_size and minus one tftp_block_size
> for offset calculation.
>
> Use same offs
On Mon, Sep 14, 2020 at 11:00:18AM +0200, Heinrich Schuchardt wrote:
> Write the 'No ethernet found' message via the log drivers. This allows
> suppressing it during output via the syslog driver.
>
> This fixes the problem reported in:
>
> [PATCH 0/4] log: Fix the syslog spam when running tests
On Fri, Sep 18, 2020 at 02:13:02PM +0200, Philippe Reynes wrote:
> This commits update the support of sntp to use
> the framework udp. This change allows to remove
> all the reference to sntp in the main network
> file net/net.c.
>
> Signed-off-by: Philippe Reynes
> Reviewed-by: Simon Glass
Ap
On Fri, Sep 18, 2020 at 02:13:00PM +0200, Philippe Reynes wrote:
> This commit adds a generic udp protocol framework in the
> network loop. So protocol based on udp may be implemented
> without modifying the network loop (for example custom
> wait magic packet).
>
> Signed-off-by: Philippe Reynes
On Fri, Sep 18, 2020 at 02:13:01PM +0200, Philippe Reynes wrote:
> This commit enable the support of the generic udp protocol.
>
> Signed-off-by: Philippe Reynes
> Reviewed-by: Simon Glass
Applied to u-boot/next, thanks!
--
Tom
signature.asc
Description: PGP signature
Add basic CPU driver use to retrieve information about CPU itself.
Signed-off-by: Claudiu Beznea
---
Changes in v2:
- get rid of compilation warnings
- rebase on top of "MAINTAINERS: add Microchip PIT64B timer" patch
MAINTAINERS| 1 +
drivers/cpu/Makefile | 1 +
drivers/cpu/a
On 9/9/20 5:04 PM, Sean Anderson wrote:
> This series depends on
> https://patchwork.ozlabs.org/project/uboot/list/?series=200642
>
> Changes in v4:
> - Fix build error without CONFIG_CLK
>
> Changes in v3:
> - Note dependency on "time: Fix get_ticks being non-monotonic"
> - Add a few signed-off-
Simon South writes:
> Has anyone managed to get the built-in keyboard of the Pinebook Pro
> working with U-Boot?
>
> Even using the latest code, having USB started makes the U-boot
> console feel sluggish while pressing keys on the keyboard produces no
> result.
To follow up on this, for anyone l
Hi Teresa,
On 01.10.20 14:51, Teresa Remmet wrote:
> Hello,
>
> Am Freitag, den 21.08.2020, 09:55 +0200 schrieb Teresa Remmet:
>> Add support PHYTEC phyCORE-i.MX8MM SOM.
>>
>> Supported features:
>> - 2GB LPDDR4 RAM
>> - 1x 1Gbit Ethernet
>> - eMMC
>> - external SD
>> - debug UART3
>> - wat
On Sun, Sep 27, 2020 at 7:47 AM Marek Vasut wrote:
>
> On 9/27/20 4:35 AM, Peng Fan wrote:
> >> Subject: Re: IMX8MM 4GiB boundary issue
> >>
> >> On 9/27/20 2:56 AM, Peng Fan wrote:
> >>
> >> [...]
> >>
> > I can imagine that either the FEC/SDHCI is limited to 32bit
> > addressing in hardw
On 10/1/20 6:33 PM, Tim Harvey wrote:
> On Sun, Sep 27, 2020 at 7:47 AM Marek Vasut wrote:
>>
>> On 9/27/20 4:35 AM, Peng Fan wrote:
Subject: Re: IMX8MM 4GiB boundary issue
On 9/27/20 2:56 AM, Peng Fan wrote:
[...]
>>> I can imagine that either the FEC/SDHCI is li
On 01. 10. 20 11:15, Siew Chin Lim wrote:
> This is the 2nd version of patchset to Enable ARM Trusted Firmware
> for U-Boot.
>
> New U-boot flow with ARM Trusted Firmware (ATF) support:
> SPL (EL3) -> ATF-BL31 (EL3) -> U-Boot Proper (EL2) -> Linux (EL1)
>
> SPL loads the u-boot.itb which consi
On Thu, Oct 01, 2020 at 10:29:11AM +0200, Marek Vasut wrote:
> The following changes since commit ae52e75d23ce11f36b3eae758045da95a871f263:
>
> Merge tag 'for-v2021.01-next' of
> https://gitlab.denx.de/u-boot/custodians/u-boot-i2c into next
> (2020-09-17 09:55:01 -0400)
>
> are available in th
On 10/1/20 7:09 PM, Tom Rini wrote:
> On Thu, Oct 01, 2020 at 10:29:11AM +0200, Marek Vasut wrote:
>
>> The following changes since commit ae52e75d23ce11f36b3eae758045da95a871f263:
>>
>> Merge tag 'for-v2021.01-next' of
>> https://gitlab.denx.de/u-boot/custodians/u-boot-i2c into next
>> (2020-09
On 10/1/20 4:09 PM, Tom Rini wrote:
> On Tue, Aug 18, 2020 at 08:19:02AM -0500, Adam Ford wrote:
>
>> The ethernet controller can read the MAC from EEPROM and display it,
>> but if ethaddr is not set, the ethernet is still unavailable.
>>
>> This patch checks will automatically set the MAC address
On Thu, Oct 01, 2020 at 07:42:51PM +0200, Marek Vasut wrote:
> On 10/1/20 7:09 PM, Tom Rini wrote:
> > On Thu, Oct 01, 2020 at 10:29:11AM +0200, Marek Vasut wrote:
> >
> >> The following changes since commit
> >> ae52e75d23ce11f36b3eae758045da95a871f263:
> >>
> >> Merge tag 'for-v2021.01-next'
On Thu, Oct 01, 2020 at 07:48:32PM +0200, Marek Vasut wrote:
> On 10/1/20 4:09 PM, Tom Rini wrote:
> > On Tue, Aug 18, 2020 at 08:19:02AM -0500, Adam Ford wrote:
> >
> >> The ethernet controller can read the MAC from EEPROM and display it,
> >> but if ethaddr is not set, the ethernet is still unav
On Thu, Oct 1, 2020 at 1:17 PM Tom Rini wrote:
> On Thu, Oct 01, 2020 at 07:48:32PM +0200, Marek Vasut wrote:
> > On 10/1/20 4:09 PM, Tom Rini wrote:
> > > On Tue, Aug 18, 2020 at 08:19:02AM -0500, Adam Ford wrote:
> > >
> > >> The ethernet controller can read the MAC from EEPROM and display it,
On Thu, Oct 01, 2020 at 01:22:37PM -0500, Adam Ford wrote:
> On Thu, Oct 1, 2020 at 1:17 PM Tom Rini wrote:
>
> > On Thu, Oct 01, 2020 at 07:48:32PM +0200, Marek Vasut wrote:
> > > On 10/1/20 4:09 PM, Tom Rini wrote:
> > > > On Tue, Aug 18, 2020 at 08:19:02AM -0500, Adam Ford wrote:
> > > >
> > >
Hi Siew,
On Thu, 1 Oct 2020 at 10:52, Michal Simek wrote:
>
>
>
> On 01. 10. 20 11:15, Siew Chin Lim wrote:
> > This is the 2nd version of patchset to Enable ARM Trusted Firmware
> > for U-Boot.
> >
> > New U-boot flow with ARM Trusted Firmware (ATF) support:
> > SPL (EL3) -> ATF-BL31 (EL3) -> U-
This is without the DWC2 patch.
The following changes since commit 26acc6395fee680cea72e51348bd59e206eb0464:
Merge branch '2020-09-30-assorted-network-improvements' into next
(2020-10-01 09:46:10 -0400)
are available in the Git repository at:
git://git.denx.de/u-boot-usb.git next
for you t
From: Heiko Stuebner
The SRAM on the PX30 is not big enough to hold multiple DDR configs
so it needs to be selected during build.
So far simply the DDR3 config was always selected and getting DDR4
or LPDDR2/3 initialized would require a code modification.
So add Kconfig options similar to RK339
On Thu, Oct 1, 2020 at 1:28 PM Tom Rini wrote:
> On Thu, Oct 01, 2020 at 01:22:37PM -0500, Adam Ford wrote:
> > On Thu, Oct 1, 2020 at 1:17 PM Tom Rini wrote:
> >
> > > On Thu, Oct 01, 2020 at 07:48:32PM +0200, Marek Vasut wrote:
> > > > On 10/1/20 4:09 PM, Tom Rini wrote:
> > > > > On Tue, Aug
1 - 100 of 116 matches
Mail list logo