From: York Sun
>On 05/14/2014 07:33 PM, Kim Phillips wrote:
>> AFAICT, c=ffe does nothing and was a typo from the original commit
>> d17123696c6180ac8b74fbd318bf14652623e982 "powerpc/p4080: Add support
>> for the P4080DS board" and just kept on getting duplicated
>> in subsequently added board c
From: Baruch Siach
> Partially revert commit 0d01f66d235118 (CFI: cfi_flash write fix for AMD
> legacy).
>
> flash_full_status_check() used to skip status register parsing when
> flash_status_check() returns OK. This is wrong since flash_status_check()
> must return OK for other status bits to be
From: York Sun
>On 07/09/2015 08:35 PM, Minghuan Lian wrote:
>> The patch will initialize PCIe controller on EP mode 1. Setup bar:
>>bar0 32bit 4K for specific configuration
>>bar1 32bit 8K for MSIX
>>bar2 64bit 4K for descriptor of memory
>>bar4 64bit 1M for DMA memory test
This u
From: Prabhakar Kushwaha
>> From: U-Boot [mailto:u-boot-boun...@lists.denx.de] On Behalf Of york
>> On 06/30/2016 02:03 AM, Gong Qianyu wrote:
>> > From: Mingkai Hu
>> >
>> > Data coherency is enabled only when the CPUECTLR.SMPEN bit is set.
>> > The SMPEN bit should be set before enabling the
From: York Sun
> On 05/11/2016 12:30 AM, Prabhakar Kushwaha wrote:
> > QorIQ LS1012A Development System (LS1012AQDS) is a high-performance
> >...
> > +++ b/include/configs/ls1012a_common.h
> >...
> > +#define CONFIG_SYS_CLK_FREQ 1
> > +#define CONFIG_DDR_CLK_FREQ 12500
From: Prabhakar Kushwaha:
> --- a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_speed.c
> +++ b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_speed.c
> unsigned int cpu;
> + unsigned int svr, ver;
> const u8 core_cplx_pll[8] = {
...
> - FSL_CHASSIS2_RCWSR0_MEM_PLL_RA
From: York Sun [mailto:york@nxp.com]
> On 05/17/2016 09:35 AM, Edward L Swarthout wrote:
> > From: Prabhakar Kushwaha:
> >> --- a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_speed.c
> >> + unsigned int svr, ver;
> > ...
> >> + svr = gur_in32
From: york sun:
> On 08/05/2016 02:47 AM, Pratiyush Mohan Srivastava wrote:
>> Remove ramdisk_addr, ramdisk_size and update UART baud-rate.
>>
...
>> +++ b/include/configs/ls1012a_common.h
...
>> - "ramdisk_addr=0x80\0" \
>> - "ramdisk_size=0x200\0" \
>>
8 matches
Mail list logo