Some architectures use a cached framebuffer and flush the cache as needed
so that changes are visible. This is supported by U-Boot.
However x86 uses an uncached framebuffer with a 'write-combining' feature
to speed up writes. Reads are permitted but they are extremely expensive.
Unfortunately, re
Hi Simon,
On Wed, May 20, 2020 at 7:11 AM Simon Glass wrote:
>
> Some architectures use a cached framebuffer and flush the cache as needed
> so that changes are visible. This is supported by U-Boot.
>
> However x86 uses an uncached framebuffer with a 'write-combining' feature
> to speed up writes
Hi Bin,
On Fri, 22 May 2020 at 09:30, Bin Meng wrote:
>
> Hi Simon,
>
> On Wed, May 20, 2020 at 7:11 AM Simon Glass wrote:
> >
> > Some architectures use a cached framebuffer and flush the cache as needed
> > so that changes are visible. This is supported by U-Boot.
> >
> > However x86 uses an u
Hi Simon,
On Sat, May 23, 2020 at 12:34 AM Simon Glass wrote:
>
> Hi Bin,
>
> On Fri, 22 May 2020 at 09:30, Bin Meng wrote:
> >
> > Hi Simon,
> >
> > On Wed, May 20, 2020 at 7:11 AM Simon Glass wrote:
> > >
> > > Some architectures use a cached framebuffer and flush the cache as needed
> > > so
Hi Bin,
On Fri, 22 May 2020 at 17:09, Bin Meng wrote:
>
> Hi Simon,
>
> On Sat, May 23, 2020 at 12:34 AM Simon Glass wrote:
> >
> > Hi Bin,
> >
> > On Fri, 22 May 2020 at 09:30, Bin Meng wrote:
> > >
> > > Hi Simon,
> > >
> > > On Wed, May 20, 2020 at 7:11 AM Simon Glass wrote:
> > > >
> > > >
5 matches
Mail list logo