On Tue, Oct 23, 2018 at 4:35 PM Jagan Teki wrote:
>
> On Thu, Oct 11, 2018 at 9:16 PM Miquel Raynal
> wrote:
> >
> > When using 2kiB-pages NAND chips requesting an 8-bit strength ECC, the
> > layout used is a bit particular and it happens that the ECC engine
> > tries to correct uncorrectable er
On Thu, Oct 11, 2018 at 9:16 PM Miquel Raynal wrote:
>
> When using 2kiB-pages NAND chips requesting an 8-bit strength ECC, the
> layout used is a bit particular and it happens that the ECC engine
> tries to correct uncorrectable errors on empty pages, producing
> bitflips.
>
> To avoid such situa
When using 2kiB-pages NAND chips requesting an 8-bit strength ECC, the
layout used is a bit particular and it happens that the ECC engine
tries to correct uncorrectable errors on empty pages, producing
bitflips.
To avoid such situation, raw read support is added to the pxa3xx_nand
driver, and then
3 matches
Mail list logo