Hi Kever,
On 6 September 2016 at 03:52, Kever Yang wrote:
> Hi Simon,
>
> On 09/06/2016 09:03 AM, Simon Glass wrote:
>>
>> Hi Kever,
>>
>> On 29 August 2016 at 21:02, Kever Yang wrote:
>>>
>>> This patch update PPLL to 676MHz and PMU_PCLK to 48MHz.
>>
>> Why?
>>
>
> 1. 48MHz can make sure the pw
Hi Simon,
On 09/06/2016 09:03 AM, Simon Glass wrote:
Hi Kever,
On 29 August 2016 at 21:02, Kever Yang wrote:
This patch update PPLL to 676MHz and PMU_PCLK to 48MHz.
Why?
1. 48MHz can make sure the pwm can get exact 50% duty ratio, but 99MHz
can not,
2. We think 48MHz is fast enough for p
Hi Kever,
On 29 August 2016 at 21:02, Kever Yang wrote:
> This patch update PPLL to 676MHz and PMU_PCLK to 48MHz.
Why?
>
> Signed-off-by: Kever Yang
> ---
>
> arch/arm/include/asm/arch-rockchip/cru_rk3399.h | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm/
This patch update PPLL to 676MHz and PMU_PCLK to 48MHz.
Signed-off-by: Kever Yang
---
arch/arm/include/asm/arch-rockchip/cru_rk3399.h | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/include/asm/arch-rockchip/cru_rk3399.h
b/arch/arm/include/asm/arch-rockchip/cru
4 matches
Mail list logo