Hi Simon,
On Fri, Dec 5, 2014 at 11:08 PM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 5 December 2014 at 01:35, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Fri, Dec 5, 2014 at 6:43 AM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 4 December 2014 at 08:01, Bin Meng
Hi Simon,
On Fri, Dec 5, 2014 at 6:43 AM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 4 December 2014 at 08:01, Bin Meng bmeng...@gmail.com wrote:
Intel Tunnel Creek GPIO register block is compatible with current
ich6-gpio driver, except the offset and content of GPIO block base
address
Hi Bin,
On 5 December 2014 at 01:35, Bin Meng bmeng...@gmail.com wrote:
Hi Simon,
On Fri, Dec 5, 2014 at 6:43 AM, Simon Glass s...@chromium.org wrote:
Hi Bin,
On 4 December 2014 at 08:01, Bin Meng bmeng...@gmail.com wrote:
Intel Tunnel Creek GPIO register block is compatible with current
Intel Tunnel Creek GPIO register block is compatible with current
ich6-gpio driver, except the offset and content of GPIO block base
address register in the LPC PCI configuration space are different.
Use u16 instead of u32 to store the 16-bit I/O address of the GPIO
registers so that it could
Hi Bin,
On 4 December 2014 at 08:01, Bin Meng bmeng...@gmail.com wrote:
Intel Tunnel Creek GPIO register block is compatible with current
ich6-gpio driver, except the offset and content of GPIO block base
address register in the LPC PCI configuration space are different.
Use u16 instead of
5 matches
Mail list logo
