Re: [U-Boot] [PATCH 3/8] powerpc/8xxx: Enable quad-rank DIMMs.

2010-07-26 Thread Kumar Gala
On Jul 14, 2010, at 10:14 AM, Kumar Gala wrote: > From: york > > Previous code presumes each DIMM has up to two rank (chip select). Newer > DDR controller supports up to four chip select on one DIMM. > > Signed-off-by: York Sun > --- > arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c | 52

[U-Boot] [PATCH 3/8] powerpc/8xxx: Enable quad-rank DIMMs.

2010-07-14 Thread Kumar Gala
From: york Previous code presumes each DIMM has up to two rank (chip select). Newer DDR controller supports up to four chip select on one DIMM. Signed-off-by: York Sun --- arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c | 52 ++- .../cpu/mpc8xxx/ddr/lc_common_dimm_params.c