Re: [U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-11-03 Thread Simon Glass
Hi Bin, On Sun, 3 Nov 2019 at 07:36, Simon Glass wrote: > > Hi Bin, > > On Sat, 2 Nov 2019 at 17:18, Bin Meng wrote: > > > > Hi Simon, > > > > On Sun, Nov 3, 2019 at 5:04 AM Simon Glass wrote: > > > > > > Hi Bin, > > > > > > On Fri, 1 Nov 2019 at 22:14, Bin Meng wrote: > > > > > > > > On Mon,

Re: [U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-11-03 Thread Simon Glass
Hi Bin, On Sat, 2 Nov 2019 at 17:18, Bin Meng wrote: > > Hi Simon, > > On Sun, Nov 3, 2019 at 5:04 AM Simon Glass wrote: > > > > Hi Bin, > > > > On Fri, 1 Nov 2019 at 22:14, Bin Meng wrote: > > > > > > On Mon, Oct 21, 2019 at 11:33 AM Simon Glass wrote: > > > > > > > > Most x86 CPUs use a

Re: [U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-11-02 Thread Bin Meng
Hi Simon, On Sun, Nov 3, 2019 at 5:04 AM Simon Glass wrote: > > Hi Bin, > > On Fri, 1 Nov 2019 at 22:14, Bin Meng wrote: > > > > On Mon, Oct 21, 2019 at 11:33 AM Simon Glass wrote: > > > > > > Most x86 CPUs use a mechanism where the SPI flash is mapped into the very > > > top of 32-bit address

Re: [U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-11-02 Thread Simon Glass
Hi Bin, On Fri, 1 Nov 2019 at 22:14, Bin Meng wrote: > > On Mon, Oct 21, 2019 at 11:33 AM Simon Glass wrote: > > > > Most x86 CPUs use a mechanism where the SPI flash is mapped into the very > > top of 32-bit address space, so that it can be executed in place and read > > simply by copying from

Re: [U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-11-01 Thread Bin Meng
On Mon, Oct 21, 2019 at 11:33 AM Simon Glass wrote: > > Most x86 CPUs use a mechanism where the SPI flash is mapped into the very > top of 32-bit address space, so that it can be executed in place and read > simply by copying from memory. For an 8MB ROM the mapping starts at > 0xff80. > >

[U-Boot] [PATCH v3 013/108] x86: spi: Add helper functions for Intel Fast SPI

2019-10-20 Thread Simon Glass
Most x86 CPUs use a mechanism where the SPI flash is mapped into the very top of 32-bit address space, so that it can be executed in place and read simply by copying from memory. For an 8MB ROM the mapping starts at 0xff80. However some recent Intel CPUs do not use a simple 1:1 memory map.