On 12/09/2016 01:58 AM, Wenbin Song wrote:
> Hi, york
>
> Because the other patch [patch v6 2/2 ] in this set depends on the format of
> MSI node which is not yet ready to upstream.
> I planed to send them together.
>
> Do you have any idea?
>
Can we separate MSI from this set and apply the
On 12/09/2016 01:58 AM, Wenbin Song wrote:
> Hi, york
>
> Because the other patch [patch v6 2/2 ] in this set depends on the format of
> MSI node which is not yet ready to upstream.
> I planed to send them together.
OK.
York
___
U-Boot mailing
Hi, york
Because the other patch [patch v6 2/2 ] in this set depends on the format of
MSI node which is not yet ready to upstream.
I planed to send them together.
Do you have any idea?
Best Regards
Wenbin Song
> -Original Message-
> From: york sun
> Sent: Friday, December 09,
On 11/16/2016 05:14 PM, Wenbin Song wrote:
> [] ok, I will make this change in the next version of the patch.
>
Wenbin,
Have you sent an update for this set?
York
___
U-Boot mailing list
U-Boot@lists.denx.de
Hi, york
Best Regards
Wenbin Song
> -Original Message-
> From: york sun
> Sent: Thursday, November 17, 2016 1:05 AM
> To: Wenbin Song ; albert.u.b...@aribaud.net;
> Mingkai Hu ; u-boot@lists.denx.de
> Subject: Re: [PATCH v6 1/2]
On 11/16/2016 01:23 AM, Wenbin Song wrote:
> Hi: york
>
> Best Regards
> Wenbin Song
>
>
>> -Original Message-
>> From: york sun
>> Sent: Tuesday, November 15, 2016 5:24 AM
>> To: Wenbin Song ; albert.u.b...@aribaud.net;
>> Mingkai Hu ;
Hi: york
Best Regards
Wenbin Song
> -Original Message-
> From: york sun
> Sent: Tuesday, November 15, 2016 5:24 AM
> To: Wenbin Song ; albert.u.b...@aribaud.net;
> Mingkai Hu ; u-boot@lists.denx.de
> Subject: Re: [PATCH v6 1/2]
On 10/31/2016 08:35 PM, Wenbin song wrote:
> The LS1043A rev1.1 silicon supports two types of GIC offset: 4K alignment
> and 64K alignment. The bit SCFG_GIC400_ALIGN[GIC_ADDR_BIT] is used to choose
> which offset will be used. If GIC_ADDR_BIT bit is set, 4K alignment is used,
> or else 64K
The LS1043A rev1.1 silicon supports two types of GIC offset: 4K alignment
and 64K alignment. The bit SCFG_GIC400_ALIGN[GIC_ADDR_BIT] is used to choose
which offset will be used. If GIC_ADDR_BIT bit is set, 4K alignment is used,
or else 64K alignment is used. The rev1.0 silicon only supports the
9 matches
Mail list logo