From: Scott Wood [mailto:scottw...@freescale.com]
On Tue, Sep 10, 2013 at 12:55:07PM +0530, pekon gupta wrote:
With increase in NAND flash densities occurence of bit-flips has increased.
Thus stronger ECC schemes are required for detecting and correcting
multiple
simultaneous bit-flips
On Tue, 2013-11-19 at 13:21 +, Gupta, Pekon wrote:
From: Scott Wood [mailto:scottw...@freescale.com]
On Tue, Sep 10, 2013 at 12:55:07PM +0530, pekon gupta wrote:
With increase in NAND flash densities occurence of bit-flips has
increased.
Thus stronger ECC schemes are required
On Tue, 2013-11-19 at 13:21 +, Gupta, Pekon wrote:
From: Scott Wood [mailto:scottw...@freescale.com]
On Tue, Sep 10, 2013 at 12:55:07PM +0530, pekon gupta wrote:
With increase in NAND flash densities occurence of bit-flips has
increased.
Thus stronger ECC schemes are required
On Tue, Sep 10, 2013 at 12:55:07PM +0530, pekon gupta wrote:
With increase in NAND flash densities occurence of bit-flips has increased.
Thus stronger ECC schemes are required for detecting and correcting multiple
simultaneous bit-flips in same NAND page. But stronger ECC schemes have large
4 matches
Mail list logo
