Is anone interested in this?
Thanks
--
Fabio Giovagnini
Aurion s.r.l.
P.I e C.F.
00885711200
Tel. +39.051.594.78.24
Cell. +39.335.83.50.919
___
uClinux-dev mailing list
uClinux-dev@uclinux.org
http://mailman.uclinux.org/mailman/listinfo/uclinux-dev
Th
But for making it owrking I needed to comment
linux-2.6.17-sh7203/drivers/mtd/chips
static void put_chip(struct map_info *map, struct flchip *chip, unsigned long
adr)
{
struct cfi_private *cfi = map->fldrv_priv;
switch(chip->oldstate) {
case FL_ERASING:
ch
In data lunedì 22 marzo 2010 11:31:30, Fabio Giovagnini ha scritto:
: > But for making it owrking I needed to comment
> linux-2.6.17-sh7203/drivers/mtd/chips
>
> static void put_chip(struct map_info *map, struct flchip *chip, unsigned
> long adr)
> {
> struct cfi_private *cfi = map->fldrv_p
Here's the problem: I need to program some hardware via 2 pins of the
PIO (1 clock, 1 data). Timing constraints are tight - 10ms clock cycle
time. All this, of course, whilst I maintain very high level services
(CAN bus, TCP/IP). The downstream unit also ACKS by asserting a PIO pin,
configured
On Mon, Mar 22, 2010 at 03:06:34PM +, g...@novadsp.com wrote:
> Here's the problem: I need to program some hardware via 2 pins of the
> PIO (1 clock, 1 data). Timing constraints are tight - 10ms clock cycle
> time. All this, of course, whilst I maintain very high level services
> (CAN bus
On a Coldfire 5233/5235/5307, you can use one of the programmable
interrupt timers to get a 10ms interval. This is a less evil solution than
using the timer tick. I don't know if all Coldfire processors have more
than one PIT though since I am by no means a Coldfire expert. Note that on
at leas
On Mon, Mar 22, 2010 at 12:58:37PM -0500, John B Moore wrote:
> On a Coldfire 5233/5235/5307, you can use one of the programmable
> interrupt timers to get a 10ms interval. This is a less evil solution than
> using the timer tick. I don't know if all Coldfire processors have more
> than one PIT
Hi all, II have a problem with smc9118 chip;
I do not make any eeprom initialitazione because I do not have any eeprom on
my board.
When occurs an rx overrun the chip stops to receive, and I have experienced
that doing
~> cat /proc/smc911x/resetphy
~> cat /proc/smc911x/resetsmc
~> cat /proc/smc9
On a Coldfire 5233/5235/5307, you can use one of the programmable
interrupt timers to get a 10ms interval. This is a less evil solution
than using the timer tick. I don't know if all Coldfire processors
have more than one PIT though since I am by no means a Coldfire
expert. Note that on at leas
If you look in the 2.6 kernel source at :
arch/m68knommu/platform/5307/pit.c
you will see an example of setting up PIT1 in the function
coldfire_pit_init.
John
"g...@novadsp.com"
Sent by: uclinux-dev-boun...@uclinux.org
03/22/2010 03:27 PM
Please respond to
uClinux development list
To
On Mon, Mar 22, 2010 at 08:19:48PM +0100, Fabio Giovagnini wrote:
> Hi all, II have a problem with smc9118 chip;
> I do not make any eeprom initialitazione because I do not have any eeprom on
> my board.
> When occurs an rx overrun the chip stops to receive, and I have experienced
> that doing
>
John B Moore wrote:
If you look in the 2.6 kernel source at :
arch/m68knommu/platform/5307/pit.c
Which has moved to:
arch/m68knommu/platform/coldfire/pit.c
in modern versions of 2.6 kernels.
Regards
Greg
you will see an example of setting up PIT1 in the function
coldfire_pit_init.
Ok. I'll do ASAP, but it will be not so easy, because I need a very complete
different environment, as Andrew wrote some days ago.
Cheers and thanks.
P.S.
I can get 2.6.34-rc2 using git from sh rep or I need to download from the
official kernel mirror?
In data martedì 23 marzo 2010 05:07:
On Tue, Mar 23, 2010 at 06:39:25AM +0100, Fabio Giovagnini wrote:
> Ok. I'll do ASAP, but it will be not so easy, because I need a very complete
> different environment, as Andrew wrote some days ago.
>
> Cheers and thanks.
>
> P.S.
> I can get 2.6.34-rc2 using git from sh rep or I need to down
14 matches
Mail list logo
