Module Name:    src
Committed By:   skrll
Date:           Fri Apr 17 07:15:03 UTC 2015

Modified Files:
        src/common/lib/libc/arch/arm/atomic: atomic_swap.S

Log Message:
Use the right register in previous.  Spotted by matt@


To generate a diff of this commit:
cvs rdiff -u -r1.12 -r1.13 src/common/lib/libc/arch/arm/atomic/atomic_swap.S

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/common/lib/libc/arch/arm/atomic/atomic_swap.S
diff -u src/common/lib/libc/arch/arm/atomic/atomic_swap.S:1.12 src/common/lib/libc/arch/arm/atomic/atomic_swap.S:1.13
--- src/common/lib/libc/arch/arm/atomic/atomic_swap.S:1.12	Fri Apr 17 07:03:40 2015
+++ src/common/lib/libc/arch/arm/atomic/atomic_swap.S	Fri Apr 17 07:15:02 2015
@@ -1,4 +1,4 @@
-/*	$NetBSD: atomic_swap.S,v 1.12 2015/04/17 07:03:40 skrll Exp $	*/
+/*	$NetBSD: atomic_swap.S,v 1.13 2015/04/17 07:15:02 skrll Exp $	*/
 
 /*-
  * Copyright (c) 2007,2012 The NetBSD Foundation, Inc.
@@ -90,7 +90,7 @@ ENTRY_NP(__sync_lock_release_4)
 #ifdef _ARM_ARCH_7
 	dmb
 #else
-	mcr	p15, 0, r3, c7, c10, 5	/* data memory barrier */
+	mcr	p15, 0, r1, c7, c10, 5	/* data memory barrier */
 #endif
 	strb	r1, [r0]
 	RET
@@ -131,7 +131,7 @@ ENTRY_NP(__sync_lock_release_1)
 #ifdef _ARM_ARCH_7
 	dmb
 #else
-	mcr	p15, 0, r3, c7, c10, 5	/* data memory barrier */
+	mcr	p15, 0, r1, c7, c10, 5	/* data memory barrier */
 #endif
 	strb	r1, [r0]
 	RET

Reply via email to