Module Name:    src
Committed By:   macallan
Date:           Tue Jul  7 15:41:46 UTC 2015

Modified Files:
        src/sys/arch/powerpc/include/oea: spr.h

Log Message:
add instruction cache throttling SPR found on 750


To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3 src/sys/arch/powerpc/include/oea/spr.h

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Modified files:

Index: src/sys/arch/powerpc/include/oea/spr.h
diff -u src/sys/arch/powerpc/include/oea/spr.h:1.2 src/sys/arch/powerpc/include/oea/spr.h:1.3
--- src/sys/arch/powerpc/include/oea/spr.h:1.2	Wed Feb  1 05:25:57 2012
+++ src/sys/arch/powerpc/include/oea/spr.h	Tue Jul  7 15:41:46 2015
@@ -1,4 +1,4 @@
-/*	$NetBSD: spr.h,v 1.2 2012/02/01 05:25:57 matt Exp $	*/
+/*	$NetBSD: spr.h,v 1.3 2015/07/07 15:41:46 macallan Exp $	*/
 
 #ifndef _POWERPC_OEA_SPR_H_
 #define	_POWERPC_OEA_SPR_H_
@@ -262,6 +262,9 @@
 #define	  L3CR_L3DO		  0x00000040 /* 25: L3 data-only mode */
 #define	  L3CR_PMEN		  0x00000004 /* 29: Private memory enable */
 #define	  L3CR_PMSIZ		  0x00000004 /* 31: Private memory size (0=1MB, 1=2MB) */
+#define SPR_ICTC		0x3fb	/* ..6. instruction cache throttling */
+#define  ICTC_ENABLE		  0x00000001 /* enable throttling */
+#define  ICTC_COUNT_M		  0x000001fe /* number of waits to insert */
 #define	SPR_THRM1		0x3fc	/* ..6. Thermal Management Register */
 #define	SPR_THRM2		0x3fd	/* ..6. Thermal Management Register */
 #define	 SPR_THRM_TIN		  0x80000000 /* Thermal interrupt bit (RO) */

Reply via email to