Hi,
Uwe Kleine-König writes:
> >>> +static struct clk ecspi2_ipg_clk = {
> >>> + .parent = &ipg_clk,
> >>> + .secondary = &aips_tz2_clk,
> >>> + .enable_reg = MXC_CCM_CCGR4,
> >>> + .enable_shift = MXC_CCM_CCGRx_CG11_OFFSET,
> >>> + .enable = _clk_ccgr_enable_inrun,
> >>> + .disable = _clk_ccgr_disable,
> >>> +};
> aips_tz2_clk is wrong here, no? Sascha used spba_clk here, too. I
> didn't found out yet how to read that out of the reference manual.
>
The Freescale BSP used aips_tz2_clk (and spba for cspi1). They should
know what's right. Maybe a copy/paste error from Sascha?
Lothar Waßmann
--
___________________________________________________________
Ka-Ro electronics GmbH | Pascalstraße 22 | D - 52076 Aachen
Phone: +49 2408 1402-0 | Fax: +49 2408 1402-10
Geschäftsführer: Matthias Kaussen
Handelsregistereintrag: Amtsgericht Aachen, HRB 4996
www.karo-electronics.de | i...@karo-electronics.de
___________________________________________________________
------------------------------------------------------------------------------
Automate Storage Tiering Simply
Optimize IT performance and efficiency through flexible, powerful,
automated storage tiering capabilities. View this brief to learn how
you can reduce costs and improve performance.
http://p.sf.net/sfu/dell-sfdev2dev
_______________________________________________
spi-devel-general mailing list
spi-devel-general@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/spi-devel-general
