Richard The attached circuit illustrates how to construct a simple high linearity ramp TAC. The circuit has been used in various guises for decades. The latest incarnations use ultra high speed IC processes to integrate all components on chip to minimise interconnection inductances and achieve subpicosecond resolution. Just change the transistors, capacitor value etc to suit the desired range.
Bruce
Simple Ramp TAC.pdf
Description: Adobe PDF document
_______________________________________________ time-nuts mailing list -- time-nuts@febo.com To unsubscribe, go to https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts and follow the instructions there.
