Dear Marek Vasut, On Tue, 2013-05-21 at 21:24 +0200, Marek Vasut wrote: > I'd love to have a uniform way to do this cache thing, really ...
Requoting the spec 'The PXA27x processor cache configuration is identical to that of the PXA255 processor'. It looks safe to configure all PXA2XX chipsets this way. Maybe I am missing something, but SPL is no exception in this case. > Not really, enabling dcache altogether and marking DRAM region as cached > would > be much better. > > > Repeating my hedge, I don't see the full picture, > > yet. It may well be impossible (if U-Boot needs more than 32 kB of > > stack) > > No way. > > > or not worth the effort (if the gain is too small). > > The larger gain would be from fixing the U-Boot drivers for PXA to work well > with DCache ;-) Then the speedup would really be plenty significant, this can > be > well confirmed on many other ARM chips. I have plans to dig deeper into this after I complete the current project. Faster boot is always a good thing. Thanks for explaining in details. _______________________________________________ U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot
