Hi Bartosz,
On 17/05/19 11:17, Bartosz Golaszewski wrote:
> From: Bartosz Golaszewski <bgolaszew...@baylibre.com>
>
> This board still doesn't select CONFIG_DM and seems to be umaintained.
> As it makes progress on modernizing several DaVinci drivers more
> difficult and the maintainer has not expressed interest in updating
> it, this patch proposes to remove it.
>
Yes, correct, and I have not a working board anymore.
Acked-by: Stefano Babic <sba...@denx.de>
Best regards,
Stefano Babic
> Signed-off-by: Bartosz Golaszewski <bgolaszew...@baylibre.com>
> ---
> arch/arm/include/asm/mach-types.h | 1 -
> arch/arm/mach-omap2/omap3/Kconfig | 6 -
> board/technexion/twister/Kconfig | 12 -
> board/technexion/twister/MAINTAINERS | 6 -
> board/technexion/twister/Makefile | 7 -
> board/technexion/twister/twister.c | 160 -----------
> board/technexion/twister/twister.h | 400 ---------------------------
> configs/twister_defconfig | 52 ----
> include/configs/twister.h | 34 ---
> 9 files changed, 678 deletions(-)
> delete mode 100644 board/technexion/twister/Kconfig
> delete mode 100644 board/technexion/twister/MAINTAINERS
> delete mode 100644 board/technexion/twister/Makefile
> delete mode 100644 board/technexion/twister/twister.c
> delete mode 100644 board/technexion/twister/twister.h
> delete mode 100644 configs/twister_defconfig
> delete mode 100644 include/configs/twister.h
>
> diff --git a/arch/arm/include/asm/mach-types.h
> b/arch/arm/include/asm/mach-types.h
> index 9b38e36c87..d6d9f71033 100644
> --- a/arch/arm/include/asm/mach-types.h
> +++ b/arch/arm/include/asm/mach-types.h
> @@ -629,7 +629,6 @@
> #define MACH_TYPE_ECIA 623
> #define MACH_TYPE_CM4008 624
> #define MACH_TYPE_P2001 625
> -#define MACH_TYPE_TWISTER 626
> #define MACH_TYPE_MUDSHARK 627
> #define MACH_TYPE_HB2 628
> #define MACH_TYPE_IQ80332 629
> diff --git a/arch/arm/mach-omap2/omap3/Kconfig
> b/arch/arm/mach-omap2/omap3/Kconfig
> index 96579e5de9..f192b92626 100644
> --- a/arch/arm/mach-omap2/omap3/Kconfig
> +++ b/arch/arm/mach-omap2/omap3/Kconfig
> @@ -133,11 +133,6 @@ config TARGET_TAO3530
> select OMAP3_GPIO_5
> select OMAP3_GPIO_6
>
> -config TARGET_TWISTER
> - bool "Twister"
> - select OMAP3_GPIO_2
> - select OMAP3_GPIO_5 if USB_EHCI_HCD
> -
> config TARGET_OMAP3_CAIRO
> bool "QUIPOS CAIRO"
> select DM
> @@ -198,7 +193,6 @@ source "board/htkw/mcx/Kconfig"
> source "board/logicpd/omap3som/Kconfig"
> source "board/nokia/rx51/Kconfig"
> source "board/technexion/tao3530/Kconfig"
> -source "board/technexion/twister/Kconfig"
> source "board/quipos/cairo/Kconfig"
> source "board/lg/sniper/Kconfig"
>
> diff --git a/board/technexion/twister/Kconfig
> b/board/technexion/twister/Kconfig
> deleted file mode 100644
> index 4c0ace8edd..0000000000
> --- a/board/technexion/twister/Kconfig
> +++ /dev/null
> @@ -1,12 +0,0 @@
> -if TARGET_TWISTER
> -
> -config SYS_BOARD
> - default "twister"
> -
> -config SYS_VENDOR
> - default "technexion"
> -
> -config SYS_CONFIG_NAME
> - default "twister"
> -
> -endif
> diff --git a/board/technexion/twister/MAINTAINERS
> b/board/technexion/twister/MAINTAINERS
> deleted file mode 100644
> index 1ce2b37026..0000000000
> --- a/board/technexion/twister/MAINTAINERS
> +++ /dev/null
> @@ -1,6 +0,0 @@
> -TWISTER BOARD
> -M: Stefano Babic <sba...@denx.de>
> -S: Maintained
> -F: board/technexion/twister/
> -F: include/configs/twister.h
> -F: configs/twister_defconfig
> diff --git a/board/technexion/twister/Makefile
> b/board/technexion/twister/Makefile
> deleted file mode 100644
> index 3408dc04b2..0000000000
> --- a/board/technexion/twister/Makefile
> +++ /dev/null
> @@ -1,7 +0,0 @@
> -# SPDX-License-Identifier: GPL-2.0+
> -#
> -# Copyright (C) 2011 Ilya Yanok, Emcraft Systems
> -#
> -# Based on ti/evm/Makefile
> -
> -obj-y := twister.o
> diff --git a/board/technexion/twister/twister.c
> b/board/technexion/twister/twister.c
> deleted file mode 100644
> index 0590e5f8af..0000000000
> --- a/board/technexion/twister/twister.c
> +++ /dev/null
> @@ -1,160 +0,0 @@
> -// SPDX-License-Identifier: GPL-2.0+
> -/*
> - * Copyright (C) 2011
> - * Stefano Babic, DENX Software Engineering, sba...@denx.de.
> - *
> - * Copyright (C) 2009 TechNexion Ltd.
> - */
> -
> -#include <common.h>
> -#include <netdev.h>
> -#include <asm/io.h>
> -#include <asm/arch/mem.h>
> -#include <asm/arch/mux.h>
> -#include <asm/arch/sys_proto.h>
> -#include <asm/omap_gpio.h>
> -#include <asm/arch/mmc_host_def.h>
> -#include <i2c.h>
> -#include <spl.h>
> -#include <mmc.h>
> -#include <asm/gpio.h>
> -#include <usb.h>
> -#include <asm/ehci-omap.h>
> -#include "twister.h"
> -
> -DECLARE_GLOBAL_DATA_PTR;
> -
> -/* Timing definitions for Ethernet Controller */
> -static const u32 gpmc_smc911[] = {
> - NET_GPMC_CONFIG1,
> - NET_GPMC_CONFIG2,
> - NET_GPMC_CONFIG3,
> - NET_GPMC_CONFIG4,
> - NET_GPMC_CONFIG5,
> - NET_GPMC_CONFIG6,
> -};
> -
> -static const u32 gpmc_XR16L2751[] = {
> - XR16L2751_GPMC_CONFIG1,
> - XR16L2751_GPMC_CONFIG2,
> - XR16L2751_GPMC_CONFIG3,
> - XR16L2751_GPMC_CONFIG4,
> - XR16L2751_GPMC_CONFIG5,
> - XR16L2751_GPMC_CONFIG6,
> -};
> -
> -#ifdef CONFIG_USB_EHCI_OMAP
> -static struct omap_usbhs_board_data usbhs_bdata = {
> - .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
> - .port_mode[1] = OMAP_EHCI_PORT_MODE_PHY,
> - .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
> -};
> -
> -int ehci_hcd_init(int index, enum usb_init_type init,
> - struct ehci_hccr **hccr, struct ehci_hcor **hcor)
> -{
> - return omap_ehci_hcd_init(index, &usbhs_bdata, hccr, hcor);
> -}
> -
> -int ehci_hcd_stop(int index)
> -{
> - return omap_ehci_hcd_stop();
> -}
> -#endif
> -
> -int board_init(void)
> -{
> - gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
> -
> - /* boot param addr */
> - gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
> -
> - /* Chip select 1 and 3 are used for XR16L2751 UART controller */
> - enable_gpmc_cs_config(gpmc_XR16L2751, &gpmc_cfg->cs[1],
> - XR16L2751_UART1_BASE, GPMC_SIZE_16M);
> -
> - enable_gpmc_cs_config(gpmc_XR16L2751, &gpmc_cfg->cs[3],
> - XR16L2751_UART2_BASE, GPMC_SIZE_16M);
> -
> - gpio_request(CONFIG_OMAP_EHCI_PHY1_RESET_GPIO, "USB_PHY1_RESET");
> - gpio_direction_output(CONFIG_OMAP_EHCI_PHY1_RESET_GPIO, 1);
> -
> - return 0;
> -}
> -
> -#ifndef CONFIG_SPL_BUILD
> -int misc_init_r(void)
> -{
> - char *eth_addr;
> - struct tam3517_module_info info;
> - int ret;
> -
> - omap_die_id_display();
> -
> - eth_addr = env_get("ethaddr");
> - if (eth_addr)
> - return 0;
> -
> - TAM3517_READ_EEPROM(&info, ret);
> - if (!ret)
> - TAM3517_READ_MAC_FROM_EEPROM(&info);
> -
> - return 0;
> -}
> -#endif
> -
> -/*
> - * Routine: set_muxconf_regs
> - * Description: Setting up the configuration Mux registers specific to the
> - * hardware. Many pins need to be moved from protect to primary
> - * mode.
> - */
> -void set_muxconf_regs(void)
> -{
> - MUX_TWISTER();
> -}
> -
> -int board_eth_init(bd_t *bis)
> -{
> -#ifdef CONFIG_DRIVER_TI_EMAC
> - davinci_emac_initialize();
> -#endif
> - /* init cs for extern lan */
> - enable_gpmc_cs_config(gpmc_smc911, &gpmc_cfg->cs[5],
> - CONFIG_SMC911X_BASE, GPMC_SIZE_16M);
> -#ifdef CONFIG_SMC911X
> - return smc911x_initialize(0, CONFIG_SMC911X_BASE);
> -#else
> - return 0;
> -#endif
> -}
> -
> -#if defined(CONFIG_MMC_OMAP_HS)
> -int board_mmc_init(bd_t *bis)
> -{
> - return omap_mmc_init(0, 0, 0, -1, -1);
> -}
> -#endif
> -
> -#ifdef CONFIG_SPL_OS_BOOT
> -/*
> - * Do board specific preparation before SPL
> - * Linux boot
> - */
> -void spl_board_prepare_for_linux(void)
> -{
> - /* init cs for extern lan */
> - enable_gpmc_cs_config(gpmc_smc911, &gpmc_cfg->cs[5],
> - CONFIG_SMC911X_BASE, GPMC_SIZE_16M);
> -}
> -int spl_start_uboot(void)
> -{
> - int val = 0;
> - if (!gpio_request(SPL_OS_BOOT_KEY, "U-Boot key")) {
> - gpio_direction_input(SPL_OS_BOOT_KEY);
> - val = gpio_get_value(SPL_OS_BOOT_KEY);
> - gpio_free(SPL_OS_BOOT_KEY);
> - }
> - return val;
> -}
> -#endif
> diff --git a/board/technexion/twister/twister.h
> b/board/technexion/twister/twister.h
> deleted file mode 100644
> index a56187db8a..0000000000
> --- a/board/technexion/twister/twister.h
> +++ /dev/null
> @@ -1,400 +0,0 @@
> -/* SPDX-License-Identifier: GPL-2.0+ */
> -/*
> - * Copyright (C) 2011
> - * Stefano Babic, DENX Software Engineering, sba...@denx.de.
> - *
> - * Copyright (C) 2010 TechNexion Ltd.
> - */
> -
> -#ifndef _TAM3517_H_
> -#define _TAM3517_H_
> -
> -const omap3_sysinfo sysinfo = {
> - DDR_DISCRETE,
> - "TAM3517 TWISTER Board",
> - "NAND",
> -};
> -
> -#define XR16L2751_GPMC_CONFIG1 0x00000000
> -#define XR16L2751_GPMC_CONFIG2 0x001e1e01
> -#define XR16L2751_GPMC_CONFIG3 0x00080300
> -#define XR16L2751_GPMC_CONFIG4 0x1c091c09
> -#define XR16L2751_GPMC_CONFIG5 0x04181f1f
> -#define XR16L2751_GPMC_CONFIG6 0x00000FCF
> -
> -#define XR16L2751_UART1_BASE 0x21000000
> -#define XR16L2751_UART2_BASE 0x23000000
> -
> -/* GPIO used to select between U-Boot and kernel */
> -#define SPL_OS_BOOT_KEY 55
> -
> -/*
> - * IEN - Input Enable
> - * IDIS - Input Disable
> - * PTD - Pull type Down
> - * PTU - Pull type Up
> - * DIS - Pull type selection is inactive
> - * EN - Pull type selection is active
> - * M0 - Mode 0
> - * The commented string gives the final mux configuration for that pin
> - */
> -#define MUX_TWISTER() \
> - /* SDRC */\
> - MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D10), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D11), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D12), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D13), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D14), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D15), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D16), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D17), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D18), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D19), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D20), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D21), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D22), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D23), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D24), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D25), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D26), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D27), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D28), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D29), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D30), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_D31), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_CLK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_DQS0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_DQS1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_DQS2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_DQS3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SDRC_DQS0N), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(SDRC_DQS1N), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(SDRC_DQS2N), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(SDRC_DQS3N), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(SDRC_CKE0), (M0)) \
> - MUX_VAL(CP(SDRC_CKE1), (M0)) \
> - MUX_VAL(CP(STRBEN_DLY0), (IEN | PTD | EN | M0)) \
> - /*sdrc_strben_dly0*/\
> - MUX_VAL(CP(STRBEN_DLY1), (IEN | PTD | EN | M0)) \
> - /*sdrc_strben_dly1*/\
> - /* GPMC */\
> - MUX_VAL(CP(GPMC_A1), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A2), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A3), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A4), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A5), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A6), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A7), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A8), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A9), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_A10), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D0), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D1), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D2), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D3), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D4), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D5), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D6), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D7), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D8), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D9), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D10), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D11), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D12), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D13), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D14), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_D15), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NCS0), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NCS1), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NCS2), (IDIS | PTD | EN | M2)) /*PWM9*/\
> - MUX_VAL(CP(GPMC_NCS3), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NCS4), (IEN | PTD | EN | M4)) \
> - MUX_VAL(CP(GPMC_NCS5), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NCS6), (IDIS | PTD | EN | M3)) /*PWM11*/ \
> - MUX_VAL(CP(GPMC_NCS7), (IDIS | PTD | EN | M4)) /*GPIO_58*/ \
> - MUX_VAL(CP(GPMC_CLK), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NADV_ALE), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(GPMC_NOE), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(GPMC_NWE), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(GPMC_NBE0_CLE), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NBE1), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_NWP), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(GPMC_WAIT0), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(GPMC_WAIT1), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | EN | M4)) /*GPIO_64*/\
> - MUX_VAL(CP(GPMC_WAIT3), (IEN | PTU | EN | M4)) \
> - /* DSS */\
> - MUX_VAL(CP(DSS_PCLK), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_HSYNC), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_VSYNC), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_ACBIAS), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA0), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA1), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA2), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA3), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA4), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA5), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA6), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA7), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA8), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA9), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA10), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA11), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA12), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA13), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA14), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA15), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA16), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA17), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA18), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA19), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA20), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA21), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA22), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(DSS_DATA23), (IDIS | PTD | DIS | M0)) \
> - /* CAMERA */\
> - MUX_VAL(CP(CAM_HS), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CAM_VS), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CAM_XCLKA), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_PCLK), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CAM_FLD), (IDIS | PTD | DIS | M4)) /*GPIO_98*/\
> - MUX_VAL(CP(CAM_D0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D4), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D5), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D6), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D7), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D8), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D9), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D10), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_D11), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_XCLKB), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(CAM_WEN), (IEN | PTD | DIS | M4)) /*GPIO_167*/\
> - MUX_VAL(CP(CAM_STROBE), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(CSI2_DX0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CSI2_DY0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CSI2_DX1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CSI2_DY1), (IEN | PTD | DIS | M0)) \
> - /* MMC */\
> - MUX_VAL(CP(MMC1_CLK), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(MMC1_CMD), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC1_DAT0), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC1_DAT1), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC1_DAT2), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC1_DAT3), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC1_DAT4), (IEN | PTU | EN | M4)) \
> - /* CardDetect */\
> - MUX_VAL(CP(MMC1_DAT5), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(MMC1_DAT6), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(MMC1_DAT7), (IEN | PTU | EN | M4)) \
> - \
> - MUX_VAL(CP(MMC2_CLK), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(MMC2_CMD), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC2_DAT0), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC2_DAT1), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC2_DAT2), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC2_DAT3), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MMC2_DAT4), (IDIS | PTU | EN | M4)) \
> - MUX_VAL(CP(MMC2_DAT5), (IDIS | PTU | EN | M4)) \
> - MUX_VAL(CP(MMC2_DAT6), (IDIS | PTU | EN | M4)) \
> - MUX_VAL(CP(MMC2_DAT7), (IDIS | PTU | EN | M4)) \
> - /* McBSP */\
> - MUX_VAL(CP(MCBSP_CLKS), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(MCBSP1_CLKR), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCBSP1_FSR), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(MCBSP1_DX), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCBSP1_DR), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCBSP1_FSX), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCBSP1_CLKX), (IEN | PTD | DIS | M0)) \
> - \
> - MUX_VAL(CP(MCBSP2_FSX), (IEN | PTD | EN | M4)) /*GPIO_116*/ \
> - MUX_VAL(CP(MCBSP2_CLKX), (IEN | PTD | EN | M4)) \
> - MUX_VAL(CP(MCBSP2_DR), (IEN | PTD | EN | M4)) \
> - MUX_VAL(CP(MCBSP2_DX), (IEN | PTD | EN | M4)) \
> - \
> - MUX_VAL(CP(MCBSP3_DX), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(MCBSP3_DR), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(MCBSP3_CLKX), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(MCBSP3_FSX), (IEN | PTU | EN | M4)) \
> - \
> - MUX_VAL(CP(MCBSP4_CLKX), (IEN | PTD | DIS | M4)) /*GPIO_152*/\
> - MUX_VAL(CP(MCBSP4_DR), (IDIS | PTD | DIS | M4)) /*GPIO_153*/\
> - MUX_VAL(CP(MCBSP4_DX), (IDIS | PTD | DIS | M4)) /*GPIO_154*/\
> - MUX_VAL(CP(MCBSP4_FSX), (IEN | PTD | DIS | M4)) /*GPIO_155*/\
> - /* UART */\
> - MUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(UART1_RTS), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(UART1_CTS), (IEN | PTU | EN | M4)) \
> - \
> - MUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(UART2_CTS), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(UART2_RTS), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(UART2_TX), (IDIS | PTD | DIS | M0)) \
> - MUX_VAL(CP(UART2_RX), (IEN | PTD | DIS | M0)) \
> - \
> - MUX_VAL(CP(UART3_CTS_RCTX), (IDIS | PTD | DIS | M4)) /*GPIO_163*/ \
> - MUX_VAL(CP(UART3_RTS_SD), (IEN | PTD | DIS | M4)) /*GPIO_164*/\
> - MUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0)) \
> - /* I2C */\
> - MUX_VAL(CP(I2C1_SCL), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C1_SDA), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C2_SCL), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C2_SDA), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C3_SCL), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C3_SDA), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C4_SCL), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(I2C4_SDA), (IEN | PTU | EN | M0)) \
> - /* McSPI */\
> - MUX_VAL(CP(MCSPI1_CLK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI1_SIMO), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI1_SOMI), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI1_CS0), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(MCSPI1_CS1), (IEN | PTD | EN | M4)) /*GPIO_175*/\
> - MUX_VAL(CP(MCSPI1_CS2), (IEN | PTD | EN | M4)) /*GPIO_176*/\
> - MUX_VAL(CP(MCSPI1_CS3), (IEN | PTD | EN | M4)) \
> - \
> - MUX_VAL(CP(MCSPI2_CLK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI2_SIMO), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI2_SOMI), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(MCSPI2_CS0), (IEN | PTD | EN | M4)) \
> - MUX_VAL(CP(MCSPI2_CS1), (IEN | PTD | EN | M4)) \
> - /* CCDC */\
> - MUX_VAL(CP(CCDC_PCLK), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CCDC_FIELD), (IEN | PTD | DIS | M1)) \
> - MUX_VAL(CP(CCDC_HD), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CCDC_VD), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(CCDC_WEN), (IEN | PTD | DIS | M1)) \
> - MUX_VAL(CP(CCDC_DATA0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA4), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA5), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA6), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(CCDC_DATA7), (IEN | PTD | DIS | M0)) \
> - /* RMII */\
> - MUX_VAL(CP(RMII_MDIO_DATA), (IEN | M0)) \
> - MUX_VAL(CP(RMII_MDIO_CLK), (M0)) \
> - MUX_VAL(CP(RMII_RXD0) , (IEN | PTD | M0)) \
> - MUX_VAL(CP(RMII_RXD1), (IEN | PTD | M0)) \
> - MUX_VAL(CP(RMII_CRS_DV), (IEN | PTD | M0)) \
> - MUX_VAL(CP(RMII_RXER), (PTD | M0)) \
> - MUX_VAL(CP(RMII_TXD0), (PTD | M0)) \
> - MUX_VAL(CP(RMII_TXD1), (PTD | M0)) \
> - MUX_VAL(CP(RMII_TXEN), (PTD | M0)) \
> - MUX_VAL(CP(RMII_50MHZ_CLK), (IEN | PTD | EN | M0)) \
> - /* HECC */\
> - MUX_VAL(CP(HECC1_TXD), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(HECC1_RXD), (IEN | PTU | EN | M0)) \
> - /* HSUSB */\
> - MUX_VAL(CP(HSUSB0_CLK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_STP), (IDIS | PTU | EN | M0)) \
> - MUX_VAL(CP(HSUSB0_DIR), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_NXT), (IEN | PTU | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA4), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA5), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA6), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(HSUSB0_DATA7), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(USB0_DRVBUS), (IEN | PTD | EN | M0)) \
> - /* HDQ */\
> - MUX_VAL(CP(HDQ_SIO), (IEN | PTD | EN | M4)) \
> - /* Control and debug */\
> - MUX_VAL(CP(SYS_32K), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SYS_CLKREQ), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SYS_NIRQ), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(SYS_NRESWARM), (IDIS | PTU | DIS | M4)) \
> - /* - GPIO30 */\
> - MUX_VAL(CP(SYS_BOOT0), (IEN | PTD | DIS | M4)) /*GPIO_2*/\
> - MUX_VAL(CP(SYS_BOOT1), (IEN | PTD | DIS | M4)) /*GPIO_3 */\
> - MUX_VAL(CP(SYS_BOOT2), (IEN | PTD | DIS | M4)) /*GPIO_4*/\
> - MUX_VAL(CP(SYS_BOOT3), (IEN | PTD | DIS | M4)) /*GPIO_5*/\
> - MUX_VAL(CP(SYS_BOOT4), (IEN | PTD | DIS | M4)) /*GPIO_6*/\
> - MUX_VAL(CP(SYS_BOOT5), (IEN | PTD | DIS | M4)) /*GPIO_7*/\
> - MUX_VAL(CP(SYS_BOOT6), (IDIS | PTD | DIS | M4)) /*GPIO_8*/\
> - /* - VIO_1V8*/\
> - MUX_VAL(CP(SYS_BOOT7), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(SYS_BOOT8), (IEN | PTD | EN | M0)) \
> - \
> - MUX_VAL(CP(SYS_OFF_MODE), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SYS_CLKOUT1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(SYS_CLKOUT2), (IEN | PTU | EN | M0)) \
> - /* JTAG */\
> - MUX_VAL(CP(JTAG_NTRST), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(JTAG_TCK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(JTAG_TMS), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(JTAG_TDI), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(JTAG_EMU0), (IDIS | PTD | EN | M4)) /*GPIO_11*/ \
> - MUX_VAL(CP(JTAG_EMU1), (IDIS | PTD | EN | M4)) /*GPIO_31*/ \
> - /* ETK (ES2 onwards) */\
> - MUX_VAL(CP(ETK_CLK_ES2), (IDIS | PTD | DIS | M3)) \
> - /* hsusb1_stp */ \
> - MUX_VAL(CP(ETK_CTL_ES2), (IDIS | PTD | DIS | M3)) \
> - /* hsusb1_clk */\
> - MUX_VAL(CP(ETK_D0_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D1_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D2_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D3_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D4_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D5_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D6_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D7_ES2), (IEN | PTU | EN | M3)) \
> - MUX_VAL(CP(ETK_D8_ES2), (IEN | PTD | EN | M3)) \
> - /* hsusb1_dir */\
> - MUX_VAL(CP(ETK_D9_ES2), (IEN | PTD | EN | M3)) \
> - /* hsusb1_nxt */\
> - MUX_VAL(CP(ETK_D10_ES2), (IEN | PTU | EN | M4)) \
> - MUX_VAL(CP(ETK_D11_ES2), (IDIS | PTD | DIS | M4)) \
> - MUX_VAL(CP(ETK_D12_ES2), (IEN | PTD | EN | M4)) \
> - MUX_VAL(CP(ETK_D13_ES2), (IEN | PTD | DIS | M4)) \
> - MUX_VAL(CP(ETK_D14_ES2), (IEN | PTD | DIS | M4)) \
> - MUX_VAL(CP(ETK_D15_ES2), (IEN | PTD | DIS | M4)) \
> - /* Die to Die */\
> - MUX_VAL(CP(D2D_MCAD34), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_MCAD35), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_MCAD36), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_CLK26MI), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_NRESPWRON), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_NRESWARM), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(D2D_ARM9NIRQ), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_UMA2P6FIQ), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_SPINT), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_FRINT), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_DMAREQ0), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_DMAREQ1), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_DMAREQ2), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_DMAREQ3), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GTRST), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GTDI), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GTDO), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GTMS), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GTCK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_N3GRTCK), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_MSTDBY), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(D2D_SWAKEUP), (IEN | PTD | EN | M0)) \
> - MUX_VAL(CP(D2D_IDLEREQ), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_IDLEACK), (IEN | PTU | EN | M0)) \
> - MUX_VAL(CP(D2D_MWRITE), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_SWRITE), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_MREAD), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_SREAD), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_MBUSFLAG), (IEN | PTD | DIS | M0)) \
> - MUX_VAL(CP(D2D_SBUSFLAG), (IEN | PTD | DIS | M0)) \
> -
> -#endif
> diff --git a/configs/twister_defconfig b/configs/twister_defconfig
> deleted file mode 100644
> index fcd647858a..0000000000
> --- a/configs/twister_defconfig
> +++ /dev/null
> @@ -1,52 +0,0 @@
> -CONFIG_ARM=y
> -# CONFIG_SYS_THUMB_BUILD is not set
> -CONFIG_ARCH_OMAP2PLUS=y
> -CONFIG_SYS_TEXT_BASE=0x80008000
> -CONFIG_TARGET_TWISTER=y
> -CONFIG_EMIF4=y
> -CONFIG_NR_DRAM_BANKS=2
> -CONFIG_SPL=y
> -CONFIG_BOOTDELAY=10
> -CONFIG_SPL_TEXT_BASE=0x40200000
> -# CONFIG_SPL_FS_EXT4 is not set
> -CONFIG_SPL_OS_BOOT=y
> -CONFIG_HUSH_PARSER=y
> -CONFIG_SYS_PROMPT="twister => "
> -CONFIG_CMD_SPL=y
> -CONFIG_CMD_SPL_NAND_OFS=0x00800000
> -CONFIG_CMD_SPL_WRITE_SIZE=0x400
> -CONFIG_CMD_EEPROM=y
> -# CONFIG_CMD_FLASH is not set
> -CONFIG_CMD_GPIO=y
> -CONFIG_CMD_I2C=y
> -CONFIG_CMD_MMC=y
> -CONFIG_CMD_NAND=y
> -CONFIG_CMD_USB=y
> -# CONFIG_CMD_SETEXPR is not set
> -CONFIG_CMD_DHCP=y
> -CONFIG_CMD_MII=y
> -CONFIG_CMD_PING=y
> -CONFIG_CMD_CACHE=y
> -CONFIG_CMD_EXT2=y
> -CONFIG_CMD_FAT=y
> -CONFIG_CMD_MTDPARTS=y
> -CONFIG_MTDIDS_DEFAULT="nand0=omap2-nand.0"
> -CONFIG_MTDPARTS_DEFAULT="mtdparts=omap2-nand.0:512k(MLO),1m(u-boot),256k(env1),256k(env2),6m(kernel),-(rootfs)"
> -CONFIG_CMD_UBI=y
> -CONFIG_ENV_IS_IN_NAND=y
> -CONFIG_SYS_OMAP24_I2C_SPEED=400000
> -CONFIG_MMC_OMAP_HS=y
> -CONFIG_NAND=y
> -CONFIG_SYS_NAND_BUSWIDTH_16BIT=y
> -CONFIG_SPL_NAND_SIMPLE=y
> -CONFIG_MII=y
> -CONFIG_SMC911X=y
> -CONFIG_SMC911X_BASE=0x2C000000
> -CONFIG_DRIVER_TI_EMAC=y
> -CONFIG_SYS_NS16550=y
> -CONFIG_USB=y
> -CONFIG_USB_EHCI_HCD=y
> -CONFIG_USB_ULPI_VIEWPORT_OMAP=y
> -CONFIG_USB_ULPI=y
> -CONFIG_USB_STORAGE=y
> -CONFIG_OF_LIBFDT=y
> diff --git a/include/configs/twister.h b/include/configs/twister.h
> deleted file mode 100644
> index 63930e1aff..0000000000
> --- a/include/configs/twister.h
> +++ /dev/null
> @@ -1,34 +0,0 @@
> -/* SPDX-License-Identifier: GPL-2.0+ */
> -/*
> - * Copyright (C) 2011
> - * Stefano Babic, DENX Software Engineering, sba...@denx.de.
> - *
> - * Copyright (C) 2009 TechNexion Ltd.
> - *
> - * Configuration for the Technexion twister board.
> - */
> -
> -#ifndef __CONFIG_H
> -#define __CONFIG_H
> -
> -#include "tam3517-common.h"
> -
> -#define CONFIG_MACH_TYPE MACH_TYPE_TAM3517
> -
> -#define CONFIG_TAM3517_SW3_SETTINGS
> -#define CONFIG_XR16L2751
> -
> -
> -#define CONFIG_BOOTFILE "uImage"
> -
> -#define CONFIG_HOSTNAME "twister"
> -
> -#define CONFIG_EXTRA_ENV_SETTINGS CONFIG_TAM3517_SETTINGS \
> - "bootcmd=run nandboot\0"
> -
> -/* SPL OS boot options */
> -#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x00200000
> -
> -#define CONFIG_SYS_SPL_ARGS_ADDR (PHYS_SDRAM_1 + 0x100)
> -
> -#endif /* __CONFIG_H */
>
--
=====================================================================
DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sba...@denx.de
=====================================================================
_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot
