[U-Boot] [PATCH v2 5/6] arm: dts: ls1028a: adds Ethernet switch node and its dependencies

[Alex Marginean]

The definition follows the DSA binding in kernel and describes the switch,
its ports and PHYs.
ENETC PF6 is the 2nd Eth controller linked to the switch on LS1028A, it is
not used in U-Boot and was disabled.

Signed-off-by: Alex Marginean <alexandru.margin...@nxp.com>
Tested-by: Michael Walle <mich...@walle.cc>
---
 arch/arm/dts/fsl-ls1028a-rdb.dts | 36 ++++++++++++++++++++++++++
 arch/arm/dts/fsl-ls1028a.dtsi    | 44 +++++++++++++++++++++++++++++++-
 2 files changed, 79 insertions(+), 1 deletion(-)

diff --git a/arch/arm/dts/fsl-ls1028a-rdb.dts b/arch/arm/dts/fsl-ls1028a-rdb.dts
index 3d5e8ade21..700fc067a4 100644
--- a/arch/arm/dts/fsl-ls1028a-rdb.dts
+++ b/arch/arm/dts/fsl-ls1028a-rdb.dts
@@ -114,9 +114,45 @@
        phy-handle = <&rdb_phy0>;
 };
 
+&ethsw_ports {
+       port@0 {
+               status = "okay";
+               phy-mode = "qsgmii";
+               phy-handle = <&sw_phy0>;
+       };
+       port@1 {
+               status = "okay";
+               phy-mode = "qsgmii";
+               phy-handle = <&sw_phy1>;
+       };
+       port@2 {
+               status = "okay";
+               phy-mode = "qsgmii";
+               phy-handle = <&sw_phy2>;
+       };
+       port@3 {
+               status = "okay";
+               phy-mode = "qsgmii";
+               phy-handle = <&sw_phy3>;
+       };
+};
+
 &mdio0 {
        status = "okay";
        rdb_phy0: phy@2 {
                reg = <2>;
        };
+
+       sw_phy0: phy@10 {
+               reg = <0x10>;
+       };
+       sw_phy1: phy@11 {
+               reg = <0x11>;
+       };
+       sw_phy2: phy@12 {
+               reg = <0x12>;
+       };
+       sw_phy3: phy@13 {
+               reg = <0x13>;
+       };
 };
diff --git a/arch/arm/dts/fsl-ls1028a.dtsi b/arch/arm/dts/fsl-ls1028a.dtsi
index 43a154e8e7..97c7d4de4d 100644
--- a/arch/arm/dts/fsl-ls1028a.dtsi
+++ b/arch/arm/dts/fsl-ls1028a.dtsi
@@ -136,9 +136,51 @@
                        reg = <0x000300 0 0 0 0>;
                        status = "disabled";
                };
+               ethsw: pci@0,5 {
+                       #address-cells=<0>;
+                       #size-cells=<1>;
+                       reg = <0x000500 0 0 0 0>;
+
+                       ethsw_ports: ports {
+                               #address-cells = <1>;
+                               #size-cells = <0>;
+
+                               port@0 {
+                                       reg = <0>;
+                                       status = "disabled";
+                                       label = "swp0";
+                               };
+                               port@1 {
+                                       reg = <1>;
+                                       status = "disabled";
+                                       label = "swp1";
+                               };
+                               port@2 {
+                                       reg = <2>;
+                                       status = "disabled";
+                                       label = "swp2";
+                               };
+                               port@3 {
+                                       reg = <3>;
+                                       status = "disabled";
+                                       label = "swp3";
+                               };
+                               port@4 {
+                                       reg = <4>;
+                                       phy-mode = "internal";
+                                       status = "okay";
+                                       ethernet = <&enetc2>;
+                               };
+                               port@5 {
+                                       reg = <5>;
+                                       phy-mode = "internal";
+                                       status = "disabled";
+                               };
+                       };
+               };
                enetc6: pci@0,6 {
                        reg = <0x000600 0 0 0 0>;
-                       status = "okay";
+                       status = "disabled";
                        phy-mode = "internal";
                };
        };
-- 
2.17.1

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
https://lists.denx.de/listinfo/u-boot