On 17.08.2022 10:04, Eugen Hristev wrote:
> From: Mihai Sain <mihai.s...@microchip.com>
> 
> ddrck and qspick should have mck_div as parent clocks to be in sync with 
> linux driver.
> 
> Signed-off-by: Mihai Sain <mihai.s...@microchip.com>

Reviewed-by: Claudiu Beznea <claudiu.bez...@microchip.com>


> ---
>  drivers/clk/at91/sam9x60.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/clk/at91/sam9x60.c b/drivers/clk/at91/sam9x60.c
> index 4d00ee2ddc..6b5486c6c9 100644
> --- a/drivers/clk/at91/sam9x60.c
> +++ b/drivers/clk/at91/sam9x60.c
> @@ -265,10 +265,10 @@ static const struct {
>       u8 id;
>       u8 cid;
>  } sam9x60_systemck[] = {
> -     { .n = "ddrck",         .p = "mck_pres", .id = 2, .cid = ID_DDR, },
> +     { .n = "ddrck",         .p = "mck_div",  .id = 2, .cid = ID_DDR, },
>       { .n = "pck0",          .p = "prog0",    .id = 8, .cid = ID_PCK0, },
>       { .n = "pck1",          .p = "prog1",    .id = 9, .cid = ID_PCK1, },
> -     { .n = "qspick",        .p = "mck_pres", .id = 19, .cid = ID_QSPI, },
> +     { .n = "qspick",        .p = "mck_div",  .id = 19, .cid = ID_QSPI, },
>  };
>  
>  /**

Reply via email to