Signed-off-by: Tom Rini <tr...@konsulko.com>
---
 arch/arm/mach-exynos/lowlevel_init.c | 6 +++---
 include/configs/exynos5420-common.h  | 2 +-
 scripts/config_whitelist.txt         | 2 +-
 3 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/arch/arm/mach-exynos/lowlevel_init.c 
b/arch/arm/mach-exynos/lowlevel_init.c
index 243b5c80c90e..c57b8aee7989 100644
--- a/arch/arm/mach-exynos/lowlevel_init.c
+++ b/arch/arm/mach-exynos/lowlevel_init.c
@@ -77,10 +77,10 @@ static void low_power_start(void)
                branch_bx(0x0);
        }
 
-       reg_val = readl(CONFIG_PHY_IRAM_BASE + 0x4);
+       reg_val = readl(CFG_PHY_IRAM_BASE + 0x4);
        if (reg_val != (uint32_t)&low_power_start) {
                /* Store jump address as low_power_start if not present */
-               writel((uint32_t)&low_power_start, CONFIG_PHY_IRAM_BASE + 0x4);
+               writel((uint32_t)&low_power_start, CFG_PHY_IRAM_BASE + 0x4);
                dsb();
                sev();
        }
@@ -164,7 +164,7 @@ static void secondary_cores_configure(void)
        writel((uint32_t)&low_power_start, CFG_LOWPOWER_ADDR);
        writel(CPU_RST_FLAG_VAL, EXYNOS5420_SPARE_BASE);
        /* Store jump address for power down */
-       writel((uint32_t)&power_down_core, CONFIG_PHY_IRAM_BASE + 0x4);
+       writel((uint32_t)&power_down_core, CFG_PHY_IRAM_BASE + 0x4);
 
        /* Need all core power down check */
        dsb();
diff --git a/include/configs/exynos5420-common.h 
b/include/configs/exynos5420-common.h
index b617c062881b..791ad154242e 100644
--- a/include/configs/exynos5420-common.h
+++ b/include/configs/exynos5420-common.h
@@ -12,7 +12,7 @@
 
 #define CFG_IRAM_TOP                   0x02074000
 
-#define CONFIG_PHY_IRAM_BASE           0x02020000
+#define CFG_PHY_IRAM_BASE              0x02020000
 
 /*
  * Low Power settings
diff --git a/scripts/config_whitelist.txt b/scripts/config_whitelist.txt
index 9438ee6afdd7..3e9d0d66f56d 100644
--- a/scripts/config_whitelist.txt
+++ b/scripts/config_whitelist.txt
@@ -157,7 +157,7 @@ CFG_PHY_BASE_ADR
 CFG_PHY_ET1011C_TX_CLK_FIX
 CFG_PHY_ID
 CFG_PHY_INTERFACE_MODE
-CONFIG_PHY_IRAM_BASE
+CFG_PHY_IRAM_BASE
 CONFIG_PL011_CLOCK
 CONFIG_PL01x_PORTS
 CONFIG_PME_PLAT_CLK_DIV
-- 
2.25.1

Reply via email to