Hello,

iam trying to use an Openocd USB cable to upload a bitstream to a spartan3e on 
a Digilent Nexsy2 board. Seems that urjtag can't identify the fpga properly.

jtag> cable USB-TO-JTAG-IF
Connected to libftd2xx driver.
jtag> frequency 3000000
Setting TCK frequency to 3000000 Hz
jtag> bsdl path 
/opt/Xilinx/11.1/ISE/spartan3e/data;/opt/Xilinx/11.1/ISE/xcf/data
jtag> detect
IR length: 14
Chain length: 2
Device Id: 11110101000001000110000010010011 (0x00000000F5046093)
[<<<<<<<<  Filename:     /opt/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd
Device Id: 11010000111000010111000001010011 (0x00000000D0E17053)
[<<<<<<<<  Unknown manufacturer!
chain.c(149) Part 1 without active instruction
chain.c(200) Part 1 without active instruction
chain.c(149) Part 1 without active instruction


If i use the onboard jtag which is usbblaster compatible i get different 
results.

jtag> cable usbblaster
Connected to libftdi driver.
jtag> bsdl path 
/opt/Xilinx/11.1/ISE/spartan3e/data;/opt/Xilinx/11.1/ISE/xcf/data
jtag> detect
IR length: 14
Chain length: 2
Device Id: 11110101000001000110000010010011 (0x00000000F5046093)
[<<<<<<<<  Filename:     /opt/Xilinx/11.1/ISE/xcf/data/xcf04s.bsd
Device Id: 00100001110000101110000010010011 (0x0000000021C2E093)
[  Filename:     /opt/Xilinx/11.1/ISE/spartan3e/data/xc3s1200e_ft256.bsd
jtag> print chain
 No. Manufacturer              Part                 Stepping Instruction        
  Register                       
------------------------------------------------------------------------------------------------------------------
   0                           XCF04S                        BYPASS             
  BYPASS            


Any ideas what could be done to get it working with the openocd usb cable?

Regards David 
 
------------------------------------------------------------------------------
Download Intel&#174; Parallel Studio Eval
Try the new software tools for yourself. Speed compiling, find bugs
proactively, and fine-tune applications for parallel performance.
See why Intel Parallel Studio got high marks during beta.
http://p.sf.net/sfu/intel-sw-dev
_______________________________________________
UrJTAG-development mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/urjtag-development

Reply via email to