I have just revealed that the results are in accordance with each other in case I use one common clock source for controlling of the timing of the whole simulation. Based on that finding a doubt regarding the timing of my simulation popped up in my mind. Can anybody give me an advice how to correctly control timing of my simulation i.e simulation containing discrete system in parallel to continuous system with sample and hold block as an interface between them.
-- Sent from: http://mailinglists.scilab.org/Scilab-users-Mailing-Lists-Archives-f2602246.html _______________________________________________ users mailing list users@lists.scilab.org http://lists.scilab.org/mailman/listinfo/users
