On Fri, Feb 22, 2019 at 6:19 PM Martin Braun <martin.br...@ettus.com> wrote:
> This pokes a register in the STC3. It'll pull the FPGA into reset. You > then need to wait a bit before the FPGA is back up. > So it's a forced reload of the FPGA from the onboard image. To use this in software, I'd issue the command, then try to ping the device until it responds. Then I would re-load my application from there? Thanks, Brian
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
