> Any ideas why? Thank you. This might just be the limited precision of fixed point math used on the FPGA.
Cheers,
Sylvain
_______________________________________________
USRP-users mailing list
[email protected]
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
