Does anyone have any input on trying to use the GPIO A and B headers for very simple inter-ROACH direct FPGA to FPGA communication? I'm know that ROACH supports this sort of thing using 10 gbe, but for conveying trigger pulses, this (to my rather casper-naive intuition) seems simpler and cheaper, with lower latency.
Any thoughts? -Alex
