Dear All: Recently i found out the locations I/O pins for qdr2/ROACH2 are not in the same FPGA area.(from the Planahead/device map). Some of them are in the left edge of the device, and some of them are in the middle of the device. Is there someone experienced this problem and have constraints in hand to share with ?
regards homin jiang
