Do "show network" on both and paste output.
----- Reply message -----
From: "Vinay Kumar6" <vinayjaisw...@in.ibm.com>
Date: Thu, Feb 24, 2011 11:34 am
Subject: [OSL | CCIE_Voice] Slips on E1
To: <ccie_voice-boun...@onlinestudylist.com>, <ccie_voice@onlinestudylist.com>
Hi,
I have connected two routers Back-to-Back using the E1 Cross over cable,
but I am unable to get the Multiple_Frame_Established.
I see on one of the side as slips are increasing, I tried to change the
Clock source to Internal.
E1 0/1/0 is up.
Applique type is Channelized E1 - balanced
No alarms detected.
alarm-trigger is not set
Version info Firmware: 20090113, FPGA: 20, spm_count = 0
Framing is NO-CRC4, Line Code is HDB3, Clock Source is Internal.
CRC Threshold is 320. Reported from firmware is 320.
Data in current interval (287 seconds elapsed):
4 Line Code Violations, 1 Path Code Violations
1 Slip Secs, 0 Fr Loss Secs, 2 Line Err Secs, 0 Degraded Mins
3 Errored Secs, 0 Bursty Err Secs, 0 Severely Err Secs, 0 Unavail
Secs
E1 0/2/0 is up.
Applique type is Channelized E1 - balanced
No alarms detected.
alarm-trigger is not set
Version info Firmware: 20090113, FPGA: 20, spm_count = 0
Framing is NO-CRC4, Line Code is HDB3, Clock Source is Line Primary.
CRC Threshold is 320. Reported from firmware is 320.
Data in current interval (137 seconds elapsed):
0 Line Code Violations, 0 Path Code Violations
29 Slip Secs, 0 Fr Loss Secs, 0 Line Err Secs, 0 Degraded Mins
29 Errored Secs, 0 Bursty Err Secs, 0 Severely Err Secs, 0 Unavail
Secs
Warm Regards,
Vinay Kumar
_______________________________________________
For more information regarding industry leading CCIE Lab training, please visit
www.ipexpert.com
