[clang] [Clang][RISCV] Add operator overloading for builtin RVV vector types (PR #192722)

[David Truby via cfe-commits]

================
@@ -2310,9 +2310,14 @@ bool Type::isSignedIntegerOrEnumerationType() const {
 bool Type::hasSignedIntegerRepresentation() const {
   if (const auto *VT = dyn_cast<VectorType>(CanonicalType))
     return VT->getElementType()->isSignedIntegerOrEnumerationType();
-
   if (const auto *BT = dyn_cast<BuiltinType>(CanonicalType)) {
     switch (BT->getKind()) {
+#define RVV_VECTOR_TYPE_INT(Name, Id, SingletonId, NumEls, ElBits, NF,         
\
+                            IsSigned)                                          
\
+  case BuiltinType::Id:                                                        
\
+    return IsSigned;
+#include "clang/Basic/AArch64ACLETypes.def"
----------------
DavidTruby wrote:

```suggestion
#include "clang/Basic/RISCVVTypes.def"
```

https://github.com/llvm/llvm-project/pull/192722
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits