Hi, On 1.03.2023 18:58, baptx wrote: > Hello, > > For people who use the 12th generation of Intel Core processors, they may want > to disable efficient-cores in the BIOS to improve performance > (https://www.reddit.com/r/intel/comments/thp7jh/disabling_the_efficiency_cores_to_get_performance/ > > <https://www.reddit.com/r/intel/comments/thp7jh/disabling_the_efficiency_cores_to_get_performance/>), > is it supported by coreboot or Dasharo? > > Some people may also want to disable performance-cores instead to save more > battery > (https://www.reddit.com/r/overclocking/comments/x0xu1c/can_you_disable_performance_cores_to_force_an/ > > <https://www.reddit.com/r/overclocking/comments/x0xu1c/can_you_disable_performance_cores_to_force_an/>), > is it supported also? > Intel FSP, which is used to initialize the Intel silicon in coreboot is capable of disabling E and P cores. It is a matter of telling FSP to do it. But I assume you expect a runtime option in the firmware setup, so the answer is no, neither Dasharo nor coreboot supports it at the moment. Currently, the only way to achieve it is a custom coreboot build.
> If some of these disabling option are not available, is there any plan to > support them and is there a workaround currently? We have plans from the Dasharo side to include as many options as possible, including core disabling as well. But it will take a lot of time to reach that point without sufficient resources (either financial or developers). > > Thanks. > > _______________________________________________ > coreboot mailing list -- [email protected] > To unsubscribe send an email to [email protected] Best regards, -- Michał Żygowski Firmware Engineer GPG: 6B5BA214D21FCEB2 https://3mdeb.com | @3mdeb_com
OpenPGP_0x6B5BA214D21FCEB2.asc
Description: OpenPGP public key
OpenPGP_signature
Description: OpenPGP digital signature
_______________________________________________ coreboot mailing list -- [email protected] To unsubscribe send an email to [email protected]
