https://bugs.freedesktop.org/show_bug.cgi?id=110320
Bug ID: 110320
Summary: Improve igt_assert for timing checks
Product: DRI
Version: XOrg git
Hardware: Other
OS: All
Status: NEW
Severity: enhancement
Priority: medium
Component: IGT
Assignee: dri-devel@lists.freedesktop.org
Reporter: dan...@ffwll.ch
We have a lot of timing checks to make sure something happened in a desired
intervall, especially around vblank/flip timestamps. Debugging those is really
hard, best option to get started is to dump the ftrace flight recorder of what
happened (likely shedding some lights on where we stalled).
Could be useful to roll that into an igt_assert_timing macro to do
automatically on assert failures.
--
You are receiving this mail because:
You are the assignee for the bug._______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
