Both example code [1], [2] as well as one provided by custom panel vendor
set register SYS_CTRL_1 to 0x88. What exactly does the value mean is unknown
due to unavailable datasheet. Align this register value with example code.

[1] 
https://github.com/rockchip-linux/kernel/blob/develop-4.19/drivers/gpu/drm/bridge/icn6211.c
[2] https://github.com/tdjastrzebski/ICN6211-Configurator

Signed-off-by: Marek Vasut <ma...@denx.de>
Cc: Jagan Teki <ja...@amarulasolutions.com>
Cc: Robert Foss <robert.f...@linaro.org>
Cc: Sam Ravnborg <s...@ravnborg.org>
Cc: Thomas Zimmermann <tzimmerm...@suse.de>
To: dri-devel@lists.freedesktop.org
---
 drivers/gpu/drm/bridge/chipone-icn6211.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/bridge/chipone-icn6211.c 
b/drivers/gpu/drm/bridge/chipone-icn6211.c
index e41e671fed46d..8226fefeedfc9 100644
--- a/drivers/gpu/drm/bridge/chipone-icn6211.c
+++ b/drivers/gpu/drm/bridge/chipone-icn6211.c
@@ -337,7 +337,7 @@ static void chipone_atomic_enable(struct drm_bridge *bridge,
        chipone_configure_pll(icn, mode);
 
        ICN6211_DSI(icn, SYS_CTRL(0), 0x40);
-       ICN6211_DSI(icn, SYS_CTRL(1), 0x98);
+       ICN6211_DSI(icn, SYS_CTRL(1), 0x88);
 
        /* icn6211 specific sequence */
        ICN6211_DSI(icn, MIPI_FORCE_0, 0x20);
-- 
2.34.1

Reply via email to