Dave Airlie wrote:
> So in an attempt to avoid flushes on remap etc,  I've attempt to avoid 
> doing anymore than 1 cache flush per batchbuffer..
>
> http://people.freedesktop.org/~airlied/i915-hack-cacheflush.txt
>
> I allocate the batchbuffers CACHED and then flush the cache for those 
> pages post relocating..
>
> I need to checkout the speedups on SMP machines as the ipi overheards are 
> much worse there...
>
> this code is a dirty hack as it does x86 specifics in the drm, but I'm 
> just throwing the idea out there..
>
> Dave.
>
>   
Dave,
I like the idea of moving over to clflush, but I still think we 
shouldn't use TT drmBOs for batch buffers and buffers with similar use.
(i915tex uses a sub-allocator for batch buffers, which avoids the cache 
flushes completely during normal rendering).
I think something similar should be used from the X server.

/Thomas








-------------------------------------------------------------------------
This SF.net email is sponsored by: Splunk Inc.
Still grepping through log files to find problems?  Stop.
Now Search log events and configuration files using AJAX and a browser.
Download your FREE copy of Splunk now >> http://get.splunk.com/
--
_______________________________________________
Dri-devel mailing list
Dri-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/dri-devel

Reply via email to