I'm not a power engineer, but I suspect you'll need something more than
pointed bus bars. A quick search comes up with this:
www.erico.com/public/library/fep/Surge/LT19915.pdf?
Good luck!
Cortland Richmond
On 9/6/2013 1156, Kunde, Brian wrote:
Our engineers are working on an AC Mains Distribution PCB. Like most
electronic devices, we have seen the damage caused by lightning
strikes. So we are increasing our creepage and clearance distances as
wide as we can and still meet other requirements.
But no matter what spacing you design to, there is a lightning bolt
out there that will exceed the design and it will arc somewhere. So
the question came up to whether it makes sense to deliberately make a
weak spot, or an area where the clearance is slightly smaller to
control where a lightning/surge pulse will arc and/or discharge, like
a Spark-Gap.
I have seen spark-gap lay outs on PC boards on I/O connectors; usually
for ESD protection, but not on AC Mains. Is this a bad bad idea or
something worth doing? Pros and Cons? Other suggestions??
Thanks to all for your help.
The Other Brian
-
----------------------------------------------------------------
This message is from the IEEE Product Safety Engineering Society emc-pstc discussion
list. To post a message to the list, send your e-mail to <emc-p...@ieee.org>
All emc-pstc postings are archived and searchable on the web at:
http://www.ieee-pses.org/emc-pstc.html
Attachments are not permitted but the IEEE PSES Online Communities site at
http://product-compliance.oc.ieee.org/ can be used for graphics (in well-used
formats), large files, etc.
Website: http://www.ieee-pses.org/
Instructions: http://listserv.ieee.org/request/user-guide.html
List rules: http://www.ieee-pses.org/listrules.html
For help, send mail to the list administrators:
Scott Douglas <emcp...@radiusnorth.net>
Mike Cantwell <mcantw...@ieee.org>
For policy questions, send mail to:
Jim Bacher: <j.bac...@ieee.org>
David Heald: <dhe...@gmail.com>
