> -----Original Message----- > From: Andrea Corallo <andrea.cora...@arm.com> > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov <kyrylo.tkac...@arm.com>; Richard Earnshaw > <richard.earns...@arm.com>; Andrea Corallo <andrea.cora...@arm.com> > Subject: [PATCH 30/35] arm: improve tests for vqrdmlahq* > > gcc/testsuite/ChangeLog: > > * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Improve > test. > * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise. Ok. Thanks, Kyrill > --- > .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqrdmlahq_n_s8.c | 24 +++++++++---- > 6 files changed, 132 insertions(+), 42 deletions(-) > > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c > index 70c3fa0e9b1..07d689279ac 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m_n_s16 (a, b, c, p); > + return vqrdmlahq_m_n_s16 (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s16" } } */ > > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo1 (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m (a, b, c, p); > + return vqrdmlahq_m (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c > index 75ed9911276..3b02ca16038 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m_n_s32 (a, b, c, p); > + return vqrdmlahq_m_n_s32 (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s32" } } */ > > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo1 (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m (a, b, c, p); > + return vqrdmlahq_m (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c > index ddaea545f40..b661bdcb4cf 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m_n_s8 (a, b, c, p); > + return vqrdmlahq_m_n_s8 (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s8" } } */ > > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqrdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo1 (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) > { > - return vqrdmlahq_m (a, b, c, p); > + return vqrdmlahq_m (add, m1, m2, p); > } > > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqrdmlaht.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c > index 45e74971838..16804735b32 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vqrdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c) > +foo (int16x8_t add, int16x8_t m1, int16_t m2) > { > - return vqrdmlahq_n_s16 (a, b, c); > + return vqrdmlahq_n_s16 (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s16" } } */ > > +/* > +**foo1: > +** ... > +** vqrdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c) > +foo1 (int16x8_t add, int16x8_t m1, int16_t m2) > { > - return vqrdmlahq (a, b, c); > + return vqrdmlahq (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c > index 79bb9c98b12..d7d3dc06d7f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vqrdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c) > +foo (int32x4_t add, int32x4_t m1, int32_t m2) > { > - return vqrdmlahq_n_s32 (a, b, c); > + return vqrdmlahq_n_s32 (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s32" } } */ > > +/* > +**foo1: > +** ... > +** vqrdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c) > +foo1 (int32x4_t add, int32x4_t m1, int32_t m2) > { > - return vqrdmlahq (a, b, c); > + return vqrdmlahq (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c > index 220518ae698..d3f9f25f11c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ > > #include "arm_mve.h" > > +/* > +**foo: > +** ... > +** vqrdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c) > +foo (int8x16_t add, int8x16_t m1, int8_t m2) > { > - return vqrdmlahq_n_s8 (a, b, c); > + return vqrdmlahq_n_s8 (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s8" } } */ > > +/* > +**foo1: > +** ... > +** vqrdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c) > +foo1 (int8x16_t add, int8x16_t m1, int8_t m2) > { > - return vqrdmlahq (a, b, c); > + return vqrdmlahq (add, m1, m2); > } > > -/* { dg-final { scan-assembler "vqrdmlah.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1
RE: [PATCH 30/35] arm: improve tests for vqrdmlahq*
Kyrylo Tkachov via Gcc-patches Tue, 22 Nov 2022 09:02:39 -0800
- [PATCH 27/35] arm: improve tests for vqaddq... Andrea Corallo via Gcc-patches
- RE: [PATCH 27/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 33/35] arm: improve tests and fix vr... Andrea Corallo via Gcc-patches
- [PATCH 24/35] arm: improve tests for vmlada... Andrea Corallo via Gcc-patches
- RE: [PATCH 24/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 23/35] arm: improve tests for viwdup... Andrea Corallo via Gcc-patches
- RE: [PATCH 23/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 19/35] arm: improve tests and fix vs... Andrea Corallo via Gcc-patches
- RE: [PATCH 19/35] arm: improve tests a... Kyrylo Tkachov via Gcc-patches
- [PATCH 30/35] arm: improve tests for vqrdml... Andrea Corallo via Gcc-patches
- RE: [PATCH 30/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 08/35] arm: improve tests for vmin* Andrea Corallo via Gcc-patches
- RE: [PATCH 08/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 22/35] arm: improve tests for vhsubq... Andrea Corallo via Gcc-patches
- RE: [PATCH 22/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 25/35] arm: improve tests and fix vm... Andrea Corallo via Gcc-patches
- RE: [PATCH 25/35] arm: improve tests a... Kyrylo Tkachov via Gcc-patches
- [PATCH 28/35] arm: improve tests for vqdmla... Andrea Corallo via Gcc-patches
- RE: [PATCH 28/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches
- [PATCH 18/35] arm: improve tests for vmulq* Andrea Corallo via Gcc-patches
- RE: [PATCH 18/35] arm: improve tests f... Kyrylo Tkachov via Gcc-patches