Andrew Pinski wrote:
On Fri, 2006-12-22 at 17:08 +0000, Dave Korn wrote:Misaligned accesses *kill* your performance!Maybe on x86, but on PPC, at least for the (current) Cell's PPU misaligned accesses for most cases unaligned are optimal.
is that true across cache boundaries?
Thanks, Andrew Pinski
