[gem5-dev] changeset in gem5: ISAs: Streamline some spots where Mem is used...

[Gabe Black]

changeset 40e10746b049 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=40e10746b049
description:
        ISAs: Streamline some spots where Mem is used in the ISA descriptions.

diffstat:

 src/arch/power/isa/formats/mem.isa |   4 +---
 src/arch/sparc/isa/decoder.isa     |  16 ++++++++--------
 2 files changed, 9 insertions(+), 11 deletions(-)

diffs (53 lines):

diff -r 4be49ad47c74 -r 40e10746b049 src/arch/power/isa/formats/mem.isa
--- a/src/arch/power/isa/formats/mem.isa        Tue Jul 05 16:52:15 2011 -0700
+++ b/src/arch/power/isa/formats/mem.isa        Tue Jul 05 16:52:57 2011 -0700
@@ -125,15 +125,13 @@
     {
         Addr EA;
         Fault fault = NoFault;
-        %(mem_acc_type)s val;
 
         %(op_decl)s;
         %(op_rd)s;
 
         EA = xc->getEA();
 
-        getMem(pkt, val, traceData);
-        *((%(mem_acc_type)s*)&Mem) = val;
+        getMem(pkt, Mem, traceData);
 
         if (fault == NoFault) {
             %(memacc_code)s;
diff -r 4be49ad47c74 -r 40e10746b049 src/arch/sparc/isa/decoder.isa
--- a/src/arch/sparc/isa/decoder.isa    Tue Jul 05 16:52:15 2011 -0700
+++ b/src/arch/sparc/isa/decoder.isa    Tue Jul 05 16:52:57 2011 -0700
@@ -1125,10 +1125,10 @@
                   }});
         }
         format Load {
-            0x08: ldsw({{Rd = (int32_t)Mem.sw;}});
-            0x09: ldsb({{Rd = (int8_t)Mem.sb;}});
-            0x0A: ldsh({{Rd = (int16_t)Mem.shw;}});
-            0x0B: ldx({{Rd = (int64_t)Mem.sdw;}});
+            0x08: ldsw({{Rd = Mem.sw;}});
+            0x09: ldsb({{Rd = Mem.sb;}});
+            0x0A: ldsh({{Rd = Mem.shw;}});
+            0x0B: ldx({{Rd = Mem.sdw;}});
         }
         0x0D: Swap::ldstub({{Mem.ub = 0xFF;}},
                            {{
@@ -1223,10 +1223,10 @@
                   }});
         }
         format LoadAlt {
-            0x18: ldswa({{Rd = (int32_t)Mem.sw;}});
-            0x19: ldsba({{Rd = (int8_t)Mem.sb;}});
-            0x1A: ldsha({{Rd = (int16_t)Mem.shw;}});
-            0x1B: ldxa({{Rd = (int64_t)Mem.sdw;}});
+            0x18: ldswa({{Rd = Mem.sw;}});
+            0x19: ldsba({{Rd = Mem.sb;}});
+            0x1A: ldsha({{Rd = Mem.shw;}});
+            0x1B: ldxa({{Rd = Mem.sdw;}});
         }
         0x1D: SwapAlt::ldstuba({{Mem.ub = 0xFF;}},
                            {{
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev