[gem5-dev] changeset in gem5: ruby: mesi coherence protocol: remove unused ...

[Nilay Vaish]

changeset 3885582ecc52 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=3885582ecc52
description:
        ruby: mesi coherence protocol: remove unused state M_MB

diffstat:

 src/mem/protocol/MESI_CMP_directory-L2cache.sm |  20 ++++++--------------
 1 files changed, 6 insertions(+), 14 deletions(-)

diffs (62 lines):

diff -r 4a4294822ec5 -r 3885582ecc52 
src/mem/protocol/MESI_CMP_directory-L2cache.sm
--- a/src/mem/protocol/MESI_CMP_directory-L2cache.sm    Tue Apr 23 00:03:05 
2013 -0500
+++ b/src/mem/protocol/MESI_CMP_directory-L2cache.sm    Tue Apr 23 00:03:07 
2013 -0500
@@ -72,7 +72,6 @@
     // Blocking states
     SS_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from SS";
     MT_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from MT";
-    M_MB, AccessPermission:Busy, desc="Blocked for L1_GETX from M";
 
     MT_IIB, AccessPermission:Busy, desc="Blocked for L1_GETS from MT, waiting 
for unblock and data";
     MT_IB, AccessPermission:Busy, desc="Blocked for L1_GETS from MT, got 
unblock, waiting for data";
@@ -817,21 +816,21 @@
   // BASE STATE - I
 
   // Transitions from I (Idle)
-  transition({NP, IS, ISS, IM, SS, M, M_I, I_I, S_I, M_MB, MT_IB, MT_SB}, 
L1_PUTX) {
+  transition({NP, IS, ISS, IM, SS, M, M_I, I_I, S_I, MT_IB, MT_SB}, L1_PUTX) {
     t_sendWBAck;    
     jj_popL1RequestQueue;
   }
 
-  transition({NP, SS, M, MT, M_I, I_I, S_I, IS, ISS, IM, M_MB, MT_IB, MT_SB}, 
L1_PUTX_old) {
+  transition({NP, SS, M, MT, M_I, I_I, S_I, IS, ISS, IM, MT_IB, MT_SB}, 
L1_PUTX_old) {
     t_sendWBAck;    
     jj_popL1RequestQueue;
   }
 
-  transition({IM, IS, ISS, SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, 
{L2_Replacement, L2_Replacement_clean}) {
+  transition({IM, IS, ISS, SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, 
{L2_Replacement, L2_Replacement_clean}) {
     zz_stallAndWaitL1RequestQueue;
   }
 
-  transition({IM, IS, ISS, SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, MEM_Inv) 
{         
+  transition({IM, IS, ISS, SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, MEM_Inv) {     
    
     zn_recycleResponseNetwork;
   }
 
@@ -840,7 +839,7 @@
   }
 
 
-  transition({SS_MB, M_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L1_GETS, 
L1_GET_INSTR, L1_GETX, L1_UPGRADE}) {
+  transition({SS_MB, MT_MB, MT_IIB, MT_IB, MT_SB}, {L1_GETS, L1_GET_INSTR, 
L1_GETX, L1_UPGRADE}) {
     zz_stallAndWaitL1RequestQueue;
   }
 
@@ -1040,14 +1039,7 @@
     kd_wakeUpDependents;
   }
 
-  transition(SS_MB, Exclusive_Unblock, MT) {
-    // update actual directory
-    mmu_markExclusiveFromUnblock;
-    k_popUnblockQueue;
-    kd_wakeUpDependents;
-  }
-
-  transition({M_MB, MT_MB}, Exclusive_Unblock, MT) {
+  transition({SS_MB,MT_MB}, Exclusive_Unblock, MT) {
     // update actual directory
     mmu_markExclusiveFromUnblock;
     k_popUnblockQueue;
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev