changeset 14e6caa5a1de in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=14e6caa5a1de
description:
tests: Move ISA-independent tests to the NULL ISA
This patch simply takes a first step to use the NULL ISA build for
tests that do not make use of a CPU. Most of the Ruby tests could go
the same way, but to avoid duplicating a lot of compilation targets
that will have to wait until Ruby is built as a library and linked in
independently.
diffstat:
tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini | 447 --
tests/quick/se/50.memtest/ref/alpha/linux/memtest/simerr | 74 -
tests/quick/se/50.memtest/ref/alpha/linux/memtest/simout | 12 -
tests/quick/se/50.memtest/ref/alpha/linux/memtest/stats.txt | 1650
---------
tests/quick/se/50.memtest/ref/null/none/memtest/config.ini | 447 ++
tests/quick/se/50.memtest/ref/null/none/memtest/simerr | 74 +
tests/quick/se/50.memtest/ref/null/none/memtest/simout | 12 +
tests/quick/se/50.memtest/ref/null/none/memtest/stats.txt | 1652
++++++++++
tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simerr | 1 -
tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/simout | 10 -
tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-dram/stats.txt | 522 ---
tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-mem/simout | 10 -
tests/quick/se/70.tgen/ref/arm/linux/tgen-simple-mem/stats.txt | 378 --
tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/simerr | 1 +
tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/simout | 10 +
tests/quick/se/70.tgen/ref/null/none/tgen-simple-dram/stats.txt | 524 +++
tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/simout | 10 +
tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt | 380 ++
tests/run.py | 4 +-
19 files changed, 3113 insertions(+), 3105 deletions(-)
diffs (truncated from 6307 to 300 lines):
diff -r 87d6b41749e9 -r 14e6caa5a1de
tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest/config.ini Wed Sep
04 13:22:57 2013 -0400
+++ /dev/null Thu Jan 01 00:00:00 1970 +0000
@@ -1,447 +0,0 @@
-[root]
-type=Root
-children=system
-full_system=false
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=cpu0 cpu1 cpu2 cpu3 cpu4 cpu5 cpu6 cpu7 funcbus funcmem l2c membus
physmem toL2Bus
-boot_osflags=a
-clock=1000
-init_param=0
-kernel=
-load_addr_mask=1099511627775
-mem_mode=timing
-mem_ranges=
-memories=system.funcmem system.physmem
-num_work_ids=16
-readfile=
-symbolfile=
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[1]
-
-[system.cpu0]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[0]
-test=system.cpu0.l1c.cpu_side
-
-[system.cpu0.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu0.test
-mem_side=system.toL2Bus.slave[0]
-
-[system.cpu1]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[1]
-test=system.cpu1.l1c.cpu_side
-
-[system.cpu1.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu1.test
-mem_side=system.toL2Bus.slave[1]
-
-[system.cpu2]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[2]
-test=system.cpu2.l1c.cpu_side
-
-[system.cpu2.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu2.test
-mem_side=system.toL2Bus.slave[2]
-
-[system.cpu3]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[3]
-test=system.cpu3.l1c.cpu_side
-
-[system.cpu3.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu3.test
-mem_side=system.toL2Bus.slave[3]
-
-[system.cpu4]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[4]
-test=system.cpu4.l1c.cpu_side
-
-[system.cpu4.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu4.test
-mem_side=system.toL2Bus.slave[4]
-
-[system.cpu5]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
-progress_interval=10000
-suppress_func_warnings=false
-sys=system
-trace_addr=0
-functional=system.funcbus.slave[5]
-test=system.cpu5.l1c.cpu_side
-
-[system.cpu5.l1c]
-type=BaseCache
-addr_ranges=0:18446744073709551615
-assoc=4
-block_size=64
-clock=500
-forward_snoops=true
-hit_latency=2
-is_top_level=true
-max_miss_count=0
-mshrs=4
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-size=32768
-system=system
-tgts_per_mshr=20
-two_queue=false
-write_buffers=8
-cpu_side=system.cpu5.test
-mem_side=system.toL2Bus.slave[5]
-
-[system.cpu6]
-type=MemTest
-children=l1c
-atomic=false
-clock=500
-issue_dmas=false
-max_loads=100000
-memory_size=65536
-percent_dest_unaligned=50
-percent_functional=50
-percent_reads=65
-percent_source_unaligned=50
-percent_uncacheable=10
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
