> Thoughts? Volunteers? :-) > I had thoughts on similar tasks where you would need to do some editing on a memory request after it's been sent to the CPU.
I wouldnt mind a shim object so to speak, but what about deriving a new class of port to handle this? There is already a "translating" port that kind of adds some functionality over just sending the access. Could there not be a "shim-port" or "aligning" port that automatically adds this functionality? This might also serve as part of the solution to people asking for caches with different blocksizes as a downstream request that is going from larger-to-smaller blocksize could use that "aligning" port to break up the request into however many chunks are necessary (i guess it wouldnt be purely aligning in the literal sense but i couldnt think of a more applicable word!). -- - Korey
_______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
