----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/335/ -----------------------------------------------------------
(Updated 2011-01-16 16:06:43.283809) Review request for Default. Summary (updated) ------- Ruby: Updates MI cache coherence protocol This patch updates the MI cache coherence protocol to conform with the new interfaces of CacheMemory and TBETable classes, and the changes in SLICC. Diffs (updated) ----- src/mem/protocol/MI_example-cache.sm 696063d6ed04 src/mem/protocol/MI_example-dir.sm 696063d6ed04 Diff: http://reviews.m5sim.org/r/335/diff Testing ------- Tested using ruby_random_tester.py with l = 10,000,000 and n = 2. Thanks, Nilay
_______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
