changeset 68a5b8bba293 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=68a5b8bba293
description:
        inorder:regress: host-inst-rate improved ~58%
        there are still only a few inorder benchmark but for the lengthier 
benchmarks (twolf and vortext)
        the latest changes to how instruction scheduling (how instructions 
figure out what they want to
        do on each pipeline stage in the inorder model) were able to improve 
performance by a nice
        amount... The latest results for the inorder model process about 100k 
insts/second
        (note: 58% is over the last time run on 64-bit pool machines at UM)

diffstat:

 tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt |  8 ++++----
 tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt  |  8 ++++----
 tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt |  8 ++++----
 tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt  |  8 ++++----
 4 files changed, 16 insertions(+), 16 deletions(-)

diffs (68 lines):

diff -r 7d2a5b524339 -r 68a5b8bba293 
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
--- a/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt     Sat Feb 
12 10:14:48 2011 -0500
+++ b/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt     Sat Feb 
12 10:14:52 2011 -0500
@@ -1,9 +1,9 @@
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                  27953                       # 
Simulator instruction rate (inst/s)
-host_mem_usage                                1692040                       # 
Number of bytes of host memory used
-host_seconds                                  3160.33                       # 
Real time elapsed on the host
-host_tick_rate                               13823537                       # 
Simulator tick rate (ticks/s)
+host_inst_rate                                 106274                       # 
Simulator instruction rate (inst/s)
+host_mem_usage                                1642336                       # 
Number of bytes of host memory used
+host_seconds                                   831.26                       # 
Real time elapsed on the host
+host_tick_rate                               52555245                       # 
Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # 
Frequency of simulated ticks
 sim_insts                                    88340674                       # 
Number of instructions simulated
 sim_seconds                                  0.043687                       # 
Number of seconds simulated
diff -r 7d2a5b524339 -r 68a5b8bba293 
tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
--- a/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt      Sat Feb 
12 10:14:48 2011 -0500
+++ b/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt      Sat Feb 
12 10:14:52 2011 -0500
@@ -1,9 +1,9 @@
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                  25888                       # 
Simulator instruction rate (inst/s)
-host_mem_usage                                1480704                       # 
Number of bytes of host memory used
-host_seconds                                  3550.03                       # 
Real time elapsed on the host
-host_tick_rate                               11417230                       # 
Simulator tick rate (ticks/s)
+host_inst_rate                                 105929                       # 
Simulator instruction rate (inst/s)
+host_mem_usage                                1434716                       # 
Number of bytes of host memory used
+host_seconds                                   867.59                       # 
Real time elapsed on the host
+host_tick_rate                               46717114                       # 
Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # 
Frequency of simulated ticks
 sim_insts                                    91903057                       # 
Number of instructions simulated
 sim_seconds                                  0.040531                       # 
Number of seconds simulated
diff -r 7d2a5b524339 -r 68a5b8bba293 
tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt
--- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt     Sat Feb 
12 10:14:48 2011 -0500
+++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt     Sat Feb 
12 10:14:52 2011 -0500
@@ -1,9 +1,9 @@
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                  37548                       # 
Simulator instruction rate (inst/s)
-host_mem_usage                                 223436                       # 
Number of bytes of host memory used
-host_seconds                                     0.17                       # 
Real time elapsed on the host
-host_tick_rate                              130476959                       # 
Simulator tick rate (ticks/s)
+host_inst_rate                                  76381                       # 
Simulator instruction rate (inst/s)
+host_mem_usage                                 190468                       # 
Number of bytes of host memory used
+host_seconds                                     0.08                       # 
Real time elapsed on the host
+host_tick_rate                              264969940                       # 
Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # 
Frequency of simulated ticks
 sim_insts                                        6404                       # 
Number of instructions simulated
 sim_seconds                                  0.000022                       # 
Number of seconds simulated
diff -r 7d2a5b524339 -r 68a5b8bba293 
tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt
--- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt      Sat Feb 
12 10:14:48 2011 -0500
+++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt      Sat Feb 
12 10:14:52 2011 -0500
@@ -1,9 +1,9 @@
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                  32668                       # 
Simulator instruction rate (inst/s)
-host_mem_usage                                 224608                       # 
Number of bytes of host memory used
-host_seconds                                     0.18                       # 
Real time elapsed on the host
-host_tick_rate                              120542676                       # 
Simulator tick rate (ticks/s)
+host_inst_rate                                   1339                       # 
Simulator instruction rate (inst/s)
+host_mem_usage                                 191872                       # 
Number of bytes of host memory used
+host_seconds                                     4.35                       # 
Real time elapsed on the host
+host_tick_rate                                4946645                       # 
Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # 
Frequency of simulated ticks
 sim_insts                                        5827                       # 
Number of instructions simulated
 sim_seconds                                  0.000022                       # 
Number of seconds simulated
_______________________________________________
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev

Reply via email to