Hi there, I have a question regarding the starting of a secondary CPU on ARM/Gem5. I can see that all CPUs except CPU0 are waiting for an interrupt to continue. Now after they get that interrupt, they execute 'ldr r8, [r5]' which is supposed to load the boot entry point for this cpu in r8. Now may question is, how can I set the value of r5 in the secondary CPU? I need to be able to control what gets loaded, either by knowing what r5 contains or by setting r5 to an appropriate value.
How can I achieve this? cheers, Samuel
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
