I would like to know if it is possible to connect the dcache_port of a CPU to separate ports on L1 Cache in classic memory model.
Currently L1 cache has a single cpu_side port. I wanted to know if the functionality will be correct if I change this to a vector instead and connect each of the CPU dcache_port to this. Thanks V Vanchinathan
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
