Hello, Is the Alpha architecture implemented in gem5 (for o3cpu and inorder) a checkpointing architecture, i.e. is checkpointing used to save register file state to support runahead execution?
Thanks.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
