Hello Davesh,

I think it should be possible by passing the desired L1  MSHR setting for
each core, while instantiating the dcache in CacheConfig.py
Also look at the BaseCache constructor, to see how these parameters are
being set.


Thanks,
Prathap
_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to