Hi all,

I'm trying to take checkpoints from SimPoints for SPEC CPU 2017 in SE mode. I would like to generate checkpoints for different ISAs (RISCV and X86).

So far, I did the following:
1) BBV files created using "qpoints" tool (https://github.com/pranith/qpoints), since "--simpoint-profile", from se.py, was taking too long. 2) For the SimPoints, I used the tool from UCSD (https://cseweb.ucsd.edu/~calder/simpoint/). 3) For the checkpoint generation I used the "--take-simpoint-checkpoint" option from se.py.

With RISCV I had no problem to take checkpoints for all the benchmarks of IntRate suite (apart from 502.gcc_r).

On the other hand, using X86 I am not able to run several benchmarks of IntRate suite. In particular, the benchmarks that give me problems are:
* 500.perlbench_r
* 502.gcc_r
* 520.omnetpp_r
* 523.xalancbmk_r
* 557.xz_r

I noticed that all the benchmarks that fail with X86 display the following warning several times: "build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'palignr_Vdq_Wdq_Ib' unimplemented"

Any hints on how to solve this? Is there a solution other than implementing the "palignr" instruction

I am using the last stable version of gem5 (v22.1, commit 5fa484e)


Thanks in advance,
Mirco

--
*Mirco Mannino, PhD student *
Dipartimento di Ingegneria dell'Informazione e Scienze Matematiche
Università degli Studi di Siena
_______________________________________________
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

Reply via email to