[m5-users] functional access in cache and memory

Mon, 24 Jan 2011 01:33:09 -0800 

in the trace file of cache memory i got something like this


243399000: system.l2: functional WriteReq d1c40
243399000: system.cpu0.dcache: functional WriteReq d1c80
243399000: system.cpu0.icache: functional WriteReq d1c80
243399000: system.cpu1.icache: functional WriteReq d1c80
243399000: system.cpu1.dcache: functional WriteReq d1c80

all are in same clock tick with same address, what does it mean?


-- 

*thanks&regards
*
*BISWABANDAN PANDA*
*M.S.(RESEARCH SCHOLAR)*
*RISE LAB*
*IIT MADRAS*

http://www.cse.iitm.ac.in/~biswa/ <http://www.cse.iitm.ac.in/%7Ebiswa/>

"Happy new Year 2011"

_______________________________________________
m5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/m5-users

Reply via email to