Hi all, I tried resuming several spec 2006 benchmarks from a checkpoint in ALPHA_SE but I get;
panic: Tried to execute unmapped address 0x<some address greater than zero>. The system works fine if I use a single core, with 1 dcache and 1 icache. However, if I add an l2 cache to this system, I get the panic. A closer looks indicates that if I specify the l2cache option for se.py, the portion of the code that unserializes the page table entries never executes so the pagetable is empty. However, if I do not specify the l2cache option, then the the page table entries are unserialized just fine. Is it possible that the addition of a l2cache or a l2bus is causing the unserialize code to fail? Is there a flag option for trace-flags that will dump out all the warning and info during the unserialize portion of execution? Thanks in advance, Rick
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
